Download DM7497 Datasheet PDF
DM7497 page 2
Page 2
DM7497 page 3
Page 3

DM7497 Description

The ’97 contains a synchronous 6-stage binary counter and six decoding gates that serve to gate the clock through to the output at a sub-multiple of the input frequency The output pulse rate relative to the clock frequency is determined by signals applied to.