Datasheet4U Logo Datasheet4U.com

DM74LS03 - Quad 2-Input NAND Gates

Datasheet Summary

Description

This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH)

Features

  • Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor Alternate Military Aerospace device (54LS03) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6344.
  • 1.

📥 Download Datasheet

Datasheet preview – DM74LS03

📁 Similar Datasheet

  • DM74LS03 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • DM74LS04 - Hex Inverting Gates (Fairchild Semiconductor)
  • DM74LS05 - Hex Inverters (Fairchild Semiconductor)
  • DM74LS08 - Quad 2-Input AND Gates (Fairchild Semiconductor)
  • DM74LS09 - Quad 2-Input AND Gates (Fairchild Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs June 1989 54LS03 DM54LS03 DM74LS03 Quad 2-Input NAND Gates with Open-Collector Outputs General Description This device contains four independent gates each of which performs the logic NAND function The open-collector outputs require external pull-up resistors for proper logical operation Pull-Up Resistor Equations RMAX e VCC (Min) b VOH N1 (IOH) a N2 (IIH) Features Y VCC (Max) b VOL RMIN e IOL b N3 (IIL) Where N1 (IOH) e total maximum output high current for all outputs tied to pull-up resistor N2 (IIH) e total maximum input high current for all inputs tied to pull-up resistor N3 (IIL) e total maximum input low current for all inputs tied to pull-up resistor Alternate Military Aerospace device (54LS03) is av
Published: |