Datasheet4U Logo Datasheet4U.com

DM74LS173A - 4-Bit D-Type Register

Description

This four-bit register contains D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system

Features

  • Y TRI-STATE outputs interface directly with system bus Y Gated output control lines for enabling or disabling the outputs Y Fully independent clock eliminates restrictions for oper- ating in one of two modes Parallel load Do nothing (hold) Y For.

📥 Download Datasheet

Datasheet preview – DM74LS173A

📁 Similar Datasheet

  • DM74LS174 - Hex/Quad D-Type Flip-Flops (Fairchild Semiconductor)
  • DM74LS175 - Hex/Quad D-Type Flip-Flops (Fairchild Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS123 - Dual Retriggerable One-Shot (Fairchild Semiconductor)
  • DM74LS125A - Quad 3-STATE Buffer (Fairchild Semiconductor)
  • DM74LS126A - Quad 3-STATE Buffer (Fairchild Semiconductor)
  • DM74LS132 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM74LS174 - Hex/Quad D Flip-Flops
  • DM74LS175 - Hex/Quad D Flip-Flops
  • DM74LS10 - Triple 3-Input NAND Gates
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops
  • DM74LS11 - Triple 3-Input AND Gates
  • DM74LS112A - NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS
  • DM74LS125A - Quad TRI-STATE Buffers

Full PDF Text Transcription

Click to expand full text
54LS173 DM74LS173A TRI-STATE 4-Bit D-Type Register May 1992 54LS173 DM74LS173A TRI-STATE 4-Bit D-Type Register General Description This four-bit register contains D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components Gated enable inputs are provided for controlling the entry of data into the flip-flops When both data-enable inputs are low data at the D inputs are loaded into their respective flipflops on the next positive transition of the buffered clock input Gate output control inputs are also provided When both are low the n
Published: |