Datasheet4U Logo Datasheet4U.com

DM74LS192 - Up/Down Decade Counter

Description

The ’LS192 is an up down BCD decade (8421) counter Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously The outputs change state synchronous with the LOW-toHIGH transitions on the clock inputs Separate Terminal Count Up and Terminal Count Do

📥 Download Datasheet

Datasheet preview – DM74LS192

📁 Similar Datasheet

  • DM74LS191 - Synchronous 4-Bit Up/Down Counter (Fairchild Semiconductor)
  • DM74LS193 - Synchronous 4-Bit Binary Counter (Fairchild Semiconductor)
  • DM74LS194A - 4-Bit Bidirectional Universal Shift Register (Fairchild Semiconductor)
  • DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS123 - Dual Retriggerable One-Shot (Fairchild Semiconductor)
  • DM74LS125A - Quad 3-STATE Buffer (Fairchild Semiconductor)
  • DM74LS126A - Quad 3-STATE Buffer (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
  • DM74LS190 - Synchronous 4-Bit Up/Down Counters
  • DM74LS191 - Synchronous 4-Bit Up/Down Counters
  • DM74LS194A - 4-Bit Bidirectional Universal Shift Register
  • DM74LS196 - PRESETTABLE DECADE COUNTER
  • DM74LS197 - Presettable Binary Counters
  • DM74LS10 - Triple 3-Input NAND Gates
  • DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flops

Full PDF Text Transcription

Click to expand full text
54LS192 DM74LS192 Up Down Decade Counter with Separate Up Down Clocks May 1992 54LS192 DM74LS192 Up Down Decade Counter with Separate Up Down Clocks General Description The ’LS192 is an up down BCD decade (8421) counter Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously The outputs change state synchronous with the LOW-toHIGH transitions on the clock inputs Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for a subsequent stage without extra logic thus simplifying multistage counter designs Individual preset inputs allow the circuits to be used as programmable counters Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks Connection D
Published: |