Datasheet4U Logo Datasheet4U.com

DM74LS323 - 8-Bit Universal Shift Storage Register

General Description

The ’LS323 is an 8-bit universal shift storage register with TRI-STATE outputs Its function is similar to the ’LS299 with the exception of Synchronous Reset Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count Separate inputs and outputs are provided for flipflops Q0 and

Key Features

  • Y Y Y Y Y Common I O for reduced pin count Four operation modes shift left shift right parallel load and store Separate continuous inputs and outputs from Q0 and Q7 allow easy cascading Fully synchronous reset TRI-STATE outputs for bus oriented.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS32 Quad 2-Input OR Gate Fairchild Semiconductor
DM74LS30 8-Input NAND Gate Fairchild Semiconductor
DM74LS347 BCD To 7 Segment Decoder / Driver National
DM74LS365A Hex 3-STATE Buffer/Bus Driver Fairchild Semiconductor
DM74LS367A Hex 3-STATE Buffer/Bus Driver Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DM74LS32 Quad 2-Input OR Gates
DM74LS30 8-Input NAND Gate
DM74LS365A Hex TRI-STATE Buffers
DM74LS367A Hex TRI-STATE Buffers
DM74LS368A Hex TRI-STATE Inverting Buffers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM54LS323 DM74LS323 8-Bit Universal Shift Storage Register with Synchronous Reset and Common I O Pins April 1992 DM54LS323 DM74LS323 8-Bit Universal Shift Storage Register with Synchronous Reset and Common I O Pins General Description The ’LS323 is an 8-bit universal shift storage register with TRI-STATE outputs Its function is similar to the ’LS299 with the exception of Synchronous Reset Parallel load inputs and flip-flop outputs are multiplexed to minimize pin count Separate inputs and outputs are provided for flipflops Q0 and Q7 to allow easy cascading Four operation modes are possible hold (store) shift left shift right and parallel load All modes are activated on the LOW-to-HIGH transition of the Clock Features Y Y Y Y Y Common I O for reduced pin count Four operation modes shif