Datasheet4U Logo Datasheet4U.com

DM74LS377 - Octal D Flip-Flop

General Description

The ’LS377 is an 8-bit register built using advanced low power Schottky technology This register consists of eight D-type flip-flops with a buffered common clock and a buffered common input enable The device is packaged in the space-saving (0 3 inch row spacing) 20-pin package

Key Features

  • Y Y Y 8-bit high speed parallel registers Positive edge-triggered D-type flip-flops Fully buffered common clock and enable inputs Connection Diagram Dual-In-Line Package TL F 9831.
  • 1 Order Number DM54LS377E DM54LS377J DM54LS377W DM74LS377WM or DM74LS377N See NS Package Number E20A J20A M20B N20A or W20A Pin Names E D0.
  • D7 CP Q0.
  • Q7.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM74LS377 Octal D-Type Flip-Flop Fairchild Semiconductor
DM74LS373 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Fairchild Semiconductor
DM74LS374 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops Fairchild Semiconductor
DM74LS30 8-Input NAND Gate Fairchild Semiconductor
DM74LS32 Quad 2-Input OR Gate Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DM74LS373 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS374 Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops
DM74LS375 4-Bit Latch
DM74LS379 Quad Parallel Register
DM74LS30 8-Input NAND Gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DM54LS377 DM74LS377 Octal D Flip-Flop with Common Enable and Clock May 1992 DM54LS377 DM74LS377 Octal D Flip-Flop with Common Enable and Clock General Description The ’LS377 is an 8-bit register built using advanced low power Schottky technology This register consists of eight D-type flip-flops with a buffered common clock and a buffered common input enable The device is packaged in the space-saving (0 3 inch row spacing) 20-pin package Features Y Y Y 8-bit high speed parallel registers Positive edge-triggered D-type flip-flops Fully buffered common clock and enable inputs Connection Diagram Dual-In-Line Package TL F 9831 – 1 Order Number DM54LS377E DM54LS377J DM54LS377W DM74LS377WM or DM74LS377N See NS Package Number E20A J20A M20B N20A or W20A Pin Names E D0–D7 CP Q0–Q7 Descriptio