Datasheet4U Logo Datasheet4U.com

DM74LS83A - 4-BIT BINARY ADDERS

Description

These full adders perform the addition of two 4-bit binary numbers The sum (R) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit These adders feature full internal look ahead across all four bits This provides the system designer with partial lookahead pe

Features

  • Y Y Y Y Y Full-carry look-ahead across the four bits Systems achieve partial look-ahead performance with the economy of ripple carry Typical add times Two 8-bit words 25 ns Two 16-bit words 45 ns Typical power dissipation per 4-bit adder 95 mW Alternate Military Aerospace device (54LS83A) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package TL F 6378.
  • 1 Order Number 54LS83ADMQB 54LS83AFMQB DM54LS83AJ DM54.

📥 Download Datasheet

Datasheet preview – DM74LS83A

📁 Similar Datasheet

  • DM74LS83A - 4-Bit Binary Adder (Fairchild Semiconductor)
  • DM74LS85 - 4-Bit Magnitude Comparator (Fairchild)
  • DM74LS86 - Quad 2-Input Exclusive-OR Gate (Fairchild Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • DM74LS03 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
  • DM74LS04 - Hex Inverting Gates (Fairchild Semiconductor)
  • DM74LS05 - Hex Inverters (Fairchild Semiconductor)
  • DM74LS08 - Quad 2-Input AND Gates (Fairchild Semiconductor)
  • DM74LS09 - Quad 2-Input AND Gates (Fairchild Semiconductor)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
54LS83A DM54LS83A DM74LS83A 4-Bit Binary Adders with Fast Carry May 1989 54LS83A DM54LS83A DM74LS83A 4-Bit Binary Adders with Fast Carry General Description These full adders perform the addition of two 4-bit binary numbers The sum (R) outputs are provided for each bit and the resultant carry (C4) is obtained from the fourth bit These adders feature full internal look ahead across all four bits This provides the system designer with partial lookahead performance at the economy and reduced package count of a ripple-carry implementation The adder logic including the carry is implemented in its true form meaning that the end-around carry can be accomplished without the need for logic or level inversion Features Y Y Y Y Y Full-carry look-ahead across the four bits Systems achieve partial
Published: |