Datasheet4U Logo Datasheet4U.com

DM74LS85 - 4-Bit Magnitude Comparators

Description

These 4-bit magnitude comparators perform comparison of straight binary or BCD codes Three fully-decoded decisions about two 4-bit words (A B) are made and are externally available at three outputs These devices are fully expandable to any number of bits without external gates Words of greater lengt

Features

  • Y Y Y Typical power dissipation 52 mW Typical delay (4-bit words) 24 ns Alternate Military Aerospace device (54LS85) is available Contact a National Semiconductor Sales Office Distributor for specifications Connection Diagram Dual-In-Line Package Order Number 54LS85DMQB 54LS85FMQB 54LS85LMQB DM54LS85J DM54LS85W DM74LS85M or DM74LS85N See NS Package Number E20A J16A M16A N16E or W16A TL F 6379.
  • 1 Function Table Comparing Inputs A3 B3 A3 l B3 A3 k B3 A3 A3 A3 A3 A3 A3 A3 A3 A3 A3 A3.

📥 Download Datasheet

Datasheet preview – DM74LS85

📁 Similar Datasheet

  • DM74LS85 - 4-Bit Magnitude Comparator (Fairchild)
  • DM74LS83A - 4-Bit Binary Adder (Fairchild Semiconductor)
  • DM74LS86 - Quad 2-Input Exclusive-OR Gate (Fairchild Semiconductor)
  • DM74LS00 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS02 - Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • DM74LS03 - Quad 2-Input NAND Gates (Fairchild Semiconductor)
  • DM74LS04 - Hex Inverting Gates (Fairchild Semiconductor)
  • DM74LS05 - Hex Inverters (Fairchild Semiconductor)
  • DM74LS08 - Quad 2-Input AND Gates (Fairchild Semiconductor)
  • DM74LS09 - Quad 2-Input AND Gates (Fairchild Semiconductor)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators June 1989 54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators General Description These 4-bit magnitude comparators perform comparison of straight binary or BCD codes Three fully-decoded decisions about two 4-bit words (A B) are made and are externally available at three outputs These devices are fully expandable to any number of bits without external gates Words of greater length may be compared by connecting comparators in cascade The A l B A k B and A e B outputs of a stage handling less-significant bits are connected to the corresponding inputs of the next stage handling more-significant bits The stage handling the least-significant bits must have a high-level voltage applied to the A e B input The cascading path is implemented wi
Published: |