Datasheet4U Logo Datasheet4U.com

DM7802 - high speed MOS to TTL level converters

General Description

br>

The DM7802/DM8802, DM7806/DM8806 are high speed MOS to TTL level converters.

These circuits act as an interface level converter between MOS -and TTL logic devices.

It consists of two 1-input converters with common strobe input to inhibit "0" entry when strobe is high.

Key Features

  • Very low output impedance - high drive ability.
  • High impedance output state which allows many outputs to be connected to a common bus line.
  • Average power dissipation 110' mW per converter logic and connection diagrams c :s:: aoI . N C :s:: 00 o00 N C :s:: . aoec. . n. I. . :s:: 00 oe0n0 IN. (.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DM7820 Versatile High Speed Digital I/O RTD
DM7820HR Versatile High Speed Digital I/O RTD
DM78L05 LOW CURRENT POSITIVE VOLTAGE REGULATOR Dc Components
DM78L05A LOW CURRENT POSITIVE VOLTAGE REGULATOR Dc Components
DM78L06 LOW CURRENT POSITIVE VOLTAGE REGULATOR Dc Components

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DM7800 Dual Voltage Translator
DM7806 high speed MOS to TTL level converters
DM7810 quad 2-input TTL-MOS interface gate
DM7811 quad 2-input TTL-MOS interface gate
DM7812 TTL-MOS hex inverter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
S~nse Amplifiers OM7802/0M8802. OM7806/0M,8806 high speed MOS to TTL level converters general description* The DM7802/DM8802, DM7806/DM8806 are high speed MOS to TTL level converters. These circuits act as an interface level converter between MOS -and TTL logic devices. It consists of two 1-input converters with common strobe input to inhibit "0" entry when strobe is high. It allows parallel entry when strobe is low and the internal latch is preset by the common preset input. TR 1STATE@ output logic is implemented in this circuit to facilitate high speed time sharing of decoder-drivers, fast random-access (or sequential) memory arrays, etc. • Also see LM3625.