Datasheet4U Logo Datasheet4U.com

DM7837 - hex unified bus receiver

Description

The DM7837/DM8837 are high speed receivers designed for use in bus organized data transmission systems Interconnected by terminated 120n Impedance lines.

Features

  • Low receiver Input current for normal V cc or Vee = OV (1511A typ).
  • Six separate receivers per package.
  • Built-in receiver input hysteresis (lV typ).
  • High receiver nOise immunity (2V typ).
  • Temperature insensitive receiver Input th.

📥 Download Datasheet

Datasheet preview – DM7837

Datasheet Details

Part number DM7837
Manufacturer National Semiconductor
File Size 108.72 KB
Description hex unified bus receiver
Datasheet download datasheet DM7837 Datasheet
Additional preview pages of the DM7837 datasheet.

📁 Similar Datasheet

  • DM7820 - Versatile High Speed Digital I/O (RTD)
  • DM7820HR - Versatile High Speed Digital I/O (RTD)
  • DM78L05 - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L05A - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L06 - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L06A - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L08 - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L08A - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L09 - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
  • DM78L09A - LOW CURRENT POSITIVE VOLTAGE REGULATOR (Dc Components)
Other Datasheets by National Semiconductor
  • DM7830 - dual differential line driver
  • DM7831 - Line Driver
  • DM7832 - Line Driver
  • DM7833 - quad TRI-STATE transceivers
  • DM7834 - quad TRI-STATE transceivers
  • DM7835 - quad TRI-STATE transceivers
  • DM7836 - quad NOR unified bus receiver
  • DM7838 - quad TRI-STATE transceivers

Full PDF Text Transcription

Click to expand full text
Line Drivers/Receivers DM7837/DM8837 hex unified bus receiver general description The DM7837/DM8837 are high speed receivers designed for use in bus organized data transmission systems Interconnected by terminated 120n Impedance lines. The external termination is intended to be 180[2 reSIStor from the bus to the +5V logic supply together with a 390[2 resistor from the bus to ground. The receiver design employs a built-in Input hysteresIs providing substantial nOise Immunity. Low input current allows up to 27 driver/receiver pairs to utilize a common bus. Disable Inputs provide time discriminatIOn. Disable Inputs and receiver outputs are DTL/TTL compatible. Performance is optimized for systems with bus rISe and fall times::::: lOllS.
Published: |