DS0025C Datasheet PDF - National Semiconductor Two Phase MOS Clock Driver Specs

DS0025C - Two Phase MOS Clock Driver

Datasheet Summary

Description

The DS0025C is a monolithic low cost two phase MOS clock driver that is designed to be driven by TTL line drivers or buffers such as the DS8830 or DM7440 Two input coupling capacitors are used to perform the level shift from TTL to MOS logic levels Optimum performance in turn-off delay and fall time

Features

Y 8-lead TO-5 or 8-lead or 14-lead dual-in-line package Y High Output Voltage Swings up to 25V Y High Output Current Drive Capability up to 1 5A Y Rep Rate 1 0 MHz into l 1000 pF Y Driven by DS8830 DM7440 Y ‘‘Zero’’ Quiescent Power Connection Diagrams Metal Can Package Dual-In-Line Package Note Pin 4 connected to case Top View Order Number DS0025CH See NS Package Number H08C.

Datasheet Details

Part number	DS0025C
Manufacturer	National Semiconductor
File Size	106.66 KB
Description	Two Phase MOS Clock Driver
Datasheet	DS0025C Datasheet
Additional preview pages of the DS0025C datasheet.

📁 Similar Datasheet

DS0026 - Dual High-Speed MOS Driver (National)

DS002AKA - Single-Panel Liquid Crystal Optical Engine (Sony)

DS001AKA - Single-Panel Liquid Crystal Optical Engine (Sony)

DS005 - XC4000XL Electrical (Xilinx)

DS0056 - 5MHz 2-Phase MOS Clock Driver (AMD)

DS0056C - 5MHz 2-Phase MOS Clock Driver (AMD)

DS005AKA - Single-Panel Liquid Crystal Optical Engine (Sony)

DS005AKC - Single-Panel Liquid Crystal Optical Engine (Sony)

DS0115 - SmartFusion2 Pin Descriptions (Microsemi)

DS0128 - IGLOO2 FPGA and SmartFusion2 SoC FPGA (Microsemi)

Full PDF Text Transcription

Click to expand full text

DS0025C Two Phase MOS Clock Driver June 1992 DS0025C Two Phase MOS Clock Driver General Description The DS0025C is a monolithic low cost two phase MOS clock driver that is designed to be driven by TTL line drivers or buffers such as the DS8830 or DM7440 Two input coupling capacitors are used to perform the level shift from TTL to MOS logic levels Optimum performance in turn-off delay and fall time are obtained when the output pulse is logically controlled by the input However output pulse width may be set by selection of the input capacitor eliminating the need for tight input pulse control Features Y 8-lead TO-5 or 8-lead or 14-lead dual-in-line package Y High Output Voltage Swings up to 25V Y High Output Current Drive Capability up to 1 5A Y Rep Rate 1 0 MHz into l 1000 pF Y Driven b

Published: Oct 8, 2017 |