Datasheet4U Logo Datasheet4U.com

DS7640 - Quad NOR Unified Bus Receiver

Datasheet Summary

Description

The DS7640 and DS8640 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated 120X impedance lines The external termination is intended to be 180X resistor from the bus to the a 5V logic supply together with a 390X resistor from the bus to

Features

  • Y Y Y Y Y Y Low input current with normal VCC or VCC e 0V (30 mA typ) High noise immunity (1 1V typ) Temperature-insensitive input thresholds track bus logic levels TTL compatible output Matched optimized noise immunity for ‘‘1’’ and ‘‘0’’ levels High speed (19 ns typ) Connection Diagram Dual-In-Line Package TL F 5805.
  • 1 Top View Order Number DS7640J or DS8640N See NS Package Number J14A or N14A Typical.

📥 Download Datasheet

Datasheet preview – DS7640

Datasheet Details

Part number DS7640
Manufacturer National Semiconductor
File Size 103.65 KB
Description Quad NOR Unified Bus Receiver
Datasheet download datasheet DS7640 Datasheet
Additional preview pages of the DS7640 datasheet.

📁 Similar Datasheet

  • DS76KHZ - 76.8 kHz TCXO (Dallas Semiconducotr)
  • DS75 - Digital Thermometer and Thermostat (Dallas Semiconducotr)
  • DS75-08B - Rectifier Diode (IXYS)
  • DS75-12B - Rectifier Diode (IXYS)
  • DS7505 - Digital Thermometer and Thermostat (Maxim Integrated)
  • DS751-40EAA02 - Schottky barrier diode (JCET)
  • DS751-40LED02 - Schottky barrier diode (JCET)
  • DS751-40LED02 - SURFACE MOUNT SCHOTTKY BARRIER DIODE (Lite-On)
  • DS751-40WB - Schottky barrier Diode (WILLAS)
  • DS75176B - DS75176B/DS75176BT Multipoint RS-485/RS-422 Transceivers (Rev. C) (ETCTI)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DS7640 DS8640 Quad NOR Unified Bus Receiver February 1996 DS7640 DS8640 Quad NOR Unified Bus Receiver General Description The DS7640 and DS8640 are quad 2-input receivers designed for use in bus organized data transmission systems interconnected by terminated 120X impedance lines The external termination is intended to be 180X resistor from the bus to the a 5V logic supply together with a 390X resistor from the bus to ground The design employs a built-in input threshold providing substantial noise immunity Low input current allows up to 27 driver receiver pairs to utilize a common bus Features Y Y Y Y Y Y Low input current with normal VCC or VCC e 0V (30 mA typ) High noise immunity (1 1V typ) Temperature-insensitive input thresholds track bus logic levels TTL compatible output Matche
Published: |