Datasheet4U Logo Datasheet4U.com

DS8616 - 130/225 MHz Low Power Dual Modulus Prescalers

General Description

The DS8615 series products are low power dual modulus prescalers which divide by 32 33 and 40 41 respectively The modulus control (MC) input selects division by N when at a high TTL level and division by N a 1 when at a low TTL level The clock inputs are buffered providing 40 100 mVrms input sensiti

Key Features

  • Y Y Y Y Y Input frequency 130 MHz (-4) 225 MHz (-2) Low power 10 mA (-4 -2) Input sensitivity 100 mVrms (-4) 40 mVrms (-2) Pin compatible with Motorola MC12015-16 prescalers Unregulated regulated power supply option Logic and Connection Diagrams Generalized d N N a 1 TL F 5240.
  • 1 Dual-In-Line Package TL F 5240.
  • 2 Top View Order Number DS8615N or DS8616N (-4 -2) See NS Package Number N08E C1995 National Semiconductor Corporation TL F 5240 RRD-B30M105 Printed in U S A A.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS8603 200mA Low Dropout Voltage Linear Regulator DSTECH
DS86C Inductors TOKO
DS86C (DS84LC - DS86LC) Fixed Inductors TOKO
DS8005 Smart Card Interface Maxim Integrated Products
DS8007 multiprotocol dual smart card interface Maxim Integrated Products

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DS8615 130/225 MHz Low Power Dual Modulus Prescalers
DS8627 130/225 MHz Low Power Prescalers
DS8628 130/225 MHz Low Power Prescalers
DS8629 120 Mhz Divide by 100 Prescaler
DS8640 Quad NOR Unified Bus Receiver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS8615 DS8616 130 225 MHz Low Power Dual Modulus Prescalers July 1992 DS8615 DS8616 130 225 MHz Low Power Dual Modulus Prescalers General Description The DS8615 series products are low power dual modulus prescalers which divide by 32 33 and 40 41 respectively The modulus control (MC) input selects division by N when at a high TTL level and division by N a 1 when at a low TTL level The clock inputs are buffered providing 40 100 mVrms input sensitivity The two outputs provide the user the option to wire either a totem-pole or open-collector output structure Additionally the user can wire a resistor between the two output pins to minimize edge transition emissions The outputs are designed to drive positive edge triggered PLLs These products can be operated from either an unregulated 5 5V to