Datasheet4U Logo Datasheet4U.com

DS90C031B - LVDS Quad CMOS Differential Line Driver

General Description

The DS90C031B is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates.

The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

Key Features

  • n n n n n n n n > 155.5 Mbps (77.7 MHz) switching rates High impedance LVDS outputs with power-off ± 350 mV differential signaling Ultra low power dissipation 400 ps maximum differential skew (5V, 25˚C) 3.5 ns maximum propagation delay Industrial operating temperature range Pin compatible with DS26C31, MB571 (PECL) and 41LG (PECL) n Conforms to ANSI/TIA/EIA-644 LVDS standard n Offered in narrow and wide body SOIC package n Fail-safe logic for floating inputs Connection Diagram Dual-In-Line Fu.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS90C031B LVDS Quad CMOS Differential Line Driver March 1999 DS90C031B LVDS Quad CMOS Differential Line Driver General Description The DS90C031B is a quad CMOS differential line driver designed for applications requiring ultra low power dissipation and high data rates. The device is designed to support data rates in excess of 155.5 Mbps (77.7 MHz) utilizing Low Voltage Differential Signaling (LVDS) technology. The DS90C031B accepts TTL/CMOS input levels and translates them to low voltage (350 mV) differential output signals. In addition the driver supports a TRI-STATE ® function that may be used to disable the output stage, disabling the load current, and thus dropping the device to an ultra low idle power state of 11 mW typical.