Datasheet4U Logo Datasheet4U.com

DS92LV090AEP - 9 Channel Bus LVDS Transceiver

General Description

The DS92LV090AEP is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces.

The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers.

Key Features

  • a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition, the differential signaling provides common mode noise rejection of ±1V. The receiver threshold is less than.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS92LV090A 9-Channel Bus LVDS Transceiver Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DS92LV090A 9 Channel Bus LVDS Transceiver
DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver
DS92LV010AEP Bus LVDS 3.3/5.0V Single Transceiver
DS92LV040A 4 Channel Bus LVDS Transceiver
DS92LV0411 5 - 50 MHz Channel Link II Serializer/Deserializer
DS92LV0412 5 - 50 MHz Channel Link II Serializer/Deserializer
DS92LV0421 10 - 75 MHz Channel Link II Serializer/Deserializer
DS92LV0422 10 - 75 MHz Channel Link II Serializer/Deserializer
DS92LV1021 16-40 MHz 10 Bit Bus LVDS Serializer/Deserializer
DS92LV1021A 16-40 MHz 10 Bit Bus LVDS Serializer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS92LV090AEP 9 Channel Bus LVDS Transceiver DS92LV090AEP OBSOLETE June 15, 2009 9 Channel Bus LVDS Transceiver General Description The DS92LV090AEP is one in a series of Bus LVDS transceivers designed specifically for the high speed, low power proprietary backplane or cable interfaces. The device operates from a single 3.3V power supply and includes nine differential line drivers and nine receivers. To minimize bus loading, the driver outputs and receiver inputs are internally connected. The separate I/O of the logic side allows for loop back support. The device also features a flow through pin out which allows easy PCB routing for short stubs between its pins and the connector. The driver translates 3V TTL levels (single-ended) to differential Bus LVDS (BLVDS) output levels.