Datasheet4U Logo Datasheet4U.com

LMH0071 - DVB-ASI SDI Deserializer

Download the LMH0071 datasheet PDF (LMH0041 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for dvb-asi sdi deserializer.

Description

The LMH0041 family of products provide a very simple 1:5 deserializer and receiver function.

The device is intended to be paired with an FPGA host which will receive the raw 5 bit data words and will decode the data appropriately such that a SMPTE standard signal may be recovered.

Features

  • LVDS Interface Dual multiplexed inputs No external VCO or clock required Loopthrough with Cable Driver SMBus configuration interface 48 pin LLP package.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (LMH0041_NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
LMH0341, LMH0041, LMH0071, LMH0051 3G, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface ADVANCE INFORMATION April 2007 LMH0341, LMH0041, LMH0071, LMH0051 3G, HD, SD, DVB-ASI SDI Deserializer with Loopthrough and LVDS Interface General Description The LMH0041 family of products provide a very simple 1:5 deserializer and receiver function. The device is intended to be paired with an FPGA host which will receive the raw 5 bit data words and will decode the data appropriately such that a SMPTE standard signal may be recovered. The devices are designed to receive data compliant with DVB-ASI, SMPTE 259M, SMPTE 292M and/or SMPTE 424M. The interface between the LMH0041 and the FPGA consists of a 5 bit wide LVDS bus, an LVDS clock and an SMBus interface.
Published: |