Datasheet4U Logo Datasheet4U.com

LMK02000 - Precision Clock Conditioner

General Description

The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock.

The device integrates a high performance Integer-N Phase Locked Loop (PLL), three LVDS, and five LVPECL clock output distribution blocks.

Key Features

  • 20 fs additive jitter.
  • Integrated Integer-N PLL with outstanding normalized.
  • phase noise contribution of -224 dBc/Hz Clock output frequency range of 1 to 800 MHz 3 LVDS and 5 LVPECL clock outputs Dedicated divider and delay blocks on each clock output Pin compatible family of clocking devices 3.15 to 3.45 V operation Package: 48 pin LLP (7.0 x 7.0 x 0.8 mm) Target.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LMK02000 Precision Clock Conditioner Texas Instruments
LMK02002 Precision Clock Conditioner Texas Instruments
LMK02002 LMK02002 Precision Clock Conditioner ETCTI
LMK00101 Ultra-low Jitter LVCMOS Fanout Buffer/Level Translator Texas Instruments
LMK00105 Ultra-Low Jitter LVCMOS Fanout Buffer and Level Translator Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
LMK02002 Precision Clock Conditioner
LMK01000 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer
LMK01010 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer
LMK01020 (LMK01000 - LMK01020) 1.6 GHz High Performance Clock Buffer
LMK03000 (LMK03000 / LMK03001) Precision Clock Conditioner

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
LMK02000 Precision Clock Conditioner with Integrated PLL April 2007 LMK02000 Precision Clock Conditioner with Integrated PLL General Description The LMK02000 precision clock conditioner combines the functions of jitter cleaning/reconditioning, multiplication, and distribution of a reference clock. The device integrates a high performance Integer-N Phase Locked Loop (PLL), three LVDS, and five LVPECL clock output distribution blocks. Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, www.DataSheet4U.com a clock output mux, and an LVDS or LVPECL output buffer. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.