MH8808 Datasheet PDF - National Semiconductor dual high speed MOS clock driver Specs

MH8808 - dual high speed MOS clock driver

Datasheet Summary

Description

The MH8808 IS a high speed dual MOS clock driver intended to drive the two phases of a memory array of 500 pF per phase at rates up to 4 MHz.

Ing for controlled rise and fall times, and thermal shutdown which protects the chip against excessive power dis

Features

High Speed: 18 ns typ delay and 20 ns typ rise and fall times with 500 pF load.
Current limited outputs ±450 mA typ.
Direct and damped outputs available.
Thermal shutdown protection.
TTL compatible status outputs.
1W dissipation capability at 25°.

Datasheet Details

Part number	MH8808
Manufacturer	National Semiconductor
File Size	73.37 KB
Description	dual high speed MOS clock driver
Datasheet	MH8808 Datasheet
Additional preview pages of the MH8808 datasheet.

📁 Similar Datasheet

MH88400 - Line Interface Circuit Preliminary Information (Mitel Networks)

MH88410 - Line Interface Circuit (Mitel Semiconductor)

MH88422 - Line Interface Circuit Preliminary Information (Mitel Networks)

MH88435-P - Data Access Arrangement Preliminary Information (Mitel Networks)

MH88437-P - Data Access Arrangement Advance Information (Mitel Networks)

MH88500 - Hybrid Subscriber Line Interface Circuit (SLIC) Preliminary Information (Mitel Networks)

MH88500IN - Hybrid Subscriber Line Interface Circuit (SLIC) Preliminary Information (Mitel Networks)

MH88510 - Subscriber Line Interface Circuit (SLIC) Preliminary Information (Mitel Networks)

MH88511 - Subscriber Line Interface Circuit (SLIC) Preliminary Information (Mitel Networks)

MH88520-1 - German Subscriber Line Interface Circuit (SLIC) Preliminary Information (Mitel Networks)

Full PDF Text Transcription

Click to expand full text

o00 00 00 Memory/Clock Drivers :::t :E MH8808 dual high speed MOS clock driver general description The MH8808 IS a high speed dual MOS clock driver intended to drive the two phases of a memory array of 500 pF per phase at rates up to 4 MHz. The design Includes output current limit· Ing for controlled rise and fall times, and thermal shutdown which protects the chip against excessive power dissipation or accidental output shorts. Two DTL!TTL compatible status outputs monitor clock outputs and provide a corresponding TTL logic level for status indication. Both direct and internally damped outputs are available for each phase to suit the particular application. It is ideally suited for driving MM5262 2k RAMs.

Published: Sep 18, 2017 |