Datasheet4U Logo Datasheet4U.com

MM54C173 - TRI-STATE Quad D Flip-Flop

Datasheet Summary

Description

The MM54C173 MM74C173 TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors The four D-type flip-flops operate synchronously from a common clock The TRI-STATE output allows the device to be used in bus-organiz

Features

  • Y Y Y Y Y Y Y Supply voltage range 3V to 15V Tenth power TTL compatible Drive 2 LPTTL loads High noise immunity 0 45 VCC (typ ) Low power Medium speed operation High impedance TRI-STATE Input disable without gating the clock.

📥 Download Datasheet

Datasheet preview – MM54C173

Datasheet Details

Part number MM54C173
Manufacturer National Semiconductor
File Size 138.12 KB
Description TRI-STATE Quad D Flip-Flop
Datasheet download datasheet MM54C173 Datasheet
Additional preview pages of the MM54C173 datasheet.

📁 Similar Datasheet

  • MM54C174 - Hex D Flip-Flop (National)
  • MM54C175 - Quad D Flip-Flop (National)
  • MM54C10 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C14 - Hex Schmitt Trigger (National)
  • MM54C154 - 4-Line to 16-Line Decoder/Demultiplexer (National)
  • MM54C157 - Quad 2-Input Multiplexers (National)
  • MM54C164 - 8-Bit Parallel-Out Serial Shift Register (National)
  • MM54C165 - Parallel-Load 8-Bit Shift Register (National)
  • MM54C192 - Synchronous 4-Bit Up/Down Decade Counter (National)
  • MM54C193 - Synchronous 4-Bit Up/Down Decade Counter (National)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
MM54C173 MM74C173 TRI-STATE Quad D Flip-Flop February 1988 MM54C173 MM74C173 TRI-STATE Quad D Flip-Flop General Description The MM54C173 MM74C173 TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors The four D-type flip-flops operate synchronously from a common clock The TRI-STATE output allows the device to be used in bus-organized systems The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic ‘‘1’’ level The input disable allows the flip-flops to remain in their present states without disrupting the clock If either of the two input disables are taken to a logic ‘‘1’’ level the Q outputs are fed back to the inputs and in this manner the flip-flops
Published: |