Datasheet4U Logo Datasheet4U.com

MM54C95 - 4-Bit Right-Shift Left-Shift Register

Datasheet Summary

Description

This 4-bit shift register is a monolithic complementary MOS (CMOS) integrated circuit composed of four D flip-flops This register will perform right-shift or left-shift operations dependent upon the logical input level to the mode control A number of these registers may be connected in series to for

📥 Download Datasheet

Datasheet preview – MM54C95

Datasheet Details

Part number MM54C95
Manufacturer National Semiconductor
File Size 97.52 KB
Description 4-Bit Right-Shift Left-Shift Register
Datasheet download datasheet MM54C95 Datasheet
Additional preview pages of the MM54C95 datasheet.

📁 Similar Datasheet

  • MM54C90 - 4-Bit Decade / Binary Counter (National)
  • MM54C901 - Hex Inverting TTL / Non-Inverting TTL / Inverting CMOS / Non-Inverting CMOS Buffer (National)
  • MM54C902 - Hex Inverting TTL / Non-Inverting TTL / Inverting CMOS / Non-Inverting CMOS Buffer (National)
  • MM54C903 - Hex Inverting TTL / Non-Inverting TTL / Inverting CMOS / Non-Inverting CMOS Buffer (National)
  • MM54C904 - Hex Inverting TTL / Non-Inverting TTL / Inverting CMOS / Non-Inverting CMOS Buffer (National)
  • MM54C906 - Hex Open Drain N / P-Channel Buffers (National)
  • MM54C907 - Hex Open Drain N / P-Channel Buffers (National)
  • MM54C914 - Hex Schmitt Trigger (National)
  • MM54C922 - 16 / 20-Key Encoder (National)
  • MM54C923 - 16 / 20-Key Encoder (National)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
MM54C95 MM74C95 4-Bit Right-Shift Left-Shift Register February 1988 MM54C95 MM74C95 4-Bit Right-Shift Left-Shift Register General Description This 4-bit shift register is a monolithic complementary MOS (CMOS) integrated circuit composed of four D flip-flops This register will perform right-shift or left-shift operations dependent upon the logical input level to the mode control A number of these registers may be connected in series to form an N-bit right-shift or left-shift register When a logical ‘‘0’’ level is applied to the mode control input the output of each flip-flop is coupled to the D input of the succeeding flip flop Right-shift operation is performed by clocking at the clock 1 input and serial data entered at the serial input clock 2 and parallel inputs A through D are inhibi
Published: |