Datasheet4U Logo Datasheet4U.com

NM24C03 - Serial EEPROM

Description

The NM24C03 C05 C09 C17 devices are 2048 4096 8192 16 834 bits respectively of CMOS non-volatile electrically erasable memory These devices conform to all specifications in the I2C 2-wire protocol and are designed to minimize device pin count and simplify PC board layout requirements The upper half

📥 Download Datasheet

Datasheet preview – NM24C03

📁 Similar Datasheet

  • NM24C03 - 2K-Bit Standard 2-Wire Bus (Fairchild)
  • NM24C02 - 2K-Bit Standard 2-Wire Bus (Fairchild)
  • NM24C04 - 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C05 - 4K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C08 - 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C09 - 8K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild Semiconductor)
  • NM24C09 - 8K-Bit Serial EEPROM (National)
  • NM24C16 - 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
  • NM24C16U - (NM24C16U / NM24C17U) 16K-Bit Serial EEPROM (Fairchild Semiconductor)
  • NM24C17 - 16K-Bit Standard 2-Wire Bus Interface Serial EEPROM (Fairchild)
Other Datasheets by National Semiconductor
  • NM24C05 - Serial EEPROM
  • NM24C17 - Serial EEPROM
  • NM27C512 - High Performance CMOS EPROM
  • NM29A040 - (NM29A040 / NM29A080) 4-Mbit/8-Mbit CMOS Serial FLASH E2PROM
  • NM29A080 - (NM29A040 / NM29A080) 4-Mbit/8-Mbit CMOS Serial FLASH E2PROM
  • NM29N16 - 16 MBit (2M x 8 Bit) CMOS NAND FLASH E2PROM

Full PDF Text Transcription

Click to expand full text
NM24C03 C05 C09 C17 2K- 4K- 8K- 16K-Bit Serial EEPROM with Write Protect (I2C Synchronous 2-Wire Bus) January 1993 NM24C03 C05 C09 C17 2K- 4K- 8K- 16K-Bit Serial EEPROM with Write Protect (I2C Synchronous 2-Wire Bus) General Description The NM24C03 C05 C09 C17 devices are 2048 4096 8192 16 834 bits respectively of CMOS non-volatile electrically erasable memory These devices conform to all specifications in the I2C 2-wire protocol and are designed to minimize device pin count and simplify PC board layout requirements The upper half of the memory can be disabled (Write Protected) by connecting the WP pin to VCC This section of memory then becomes unalterable unless WP is switched to VSS This communication protocol uses CLOCK (SCL) and DATA I O (SDA) lines to synchronously clock data betwe
Published: |