Datasheet4U Logo Datasheet4U.com

NSBMC096-25 Datasheet Burst Memory Controller

Manufacturer: National Semiconductor (now Texas Instruments)

Download the NSBMC096-25 datasheet PDF. This datasheet also includes the NSBMC096-16 variant, as both parts are published together in a single manufacturer document.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (NSBMC096-16_NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

General Description

The NSBMC096 Burst Memory Controller is an integrated circuit which implements all aspects of DRAM control for high performance systems using an i960 CA CF SuperScalar Embedded Processor The NSBMC096 is functionally equivalent to the V96BMCTM The extremely high instruction rate achieved by these processors place extraordinary demands on memory system design if maximum throughput is to be sustained and costs minimized Static RAM offers a simple solution for high speed memory systems However high cost and low density make this an expensive and space consumptive choice Dynamic RAMs are an attractive alternative with higher density and low cost Their drawbacks are slower access time and more complex control circuitry required to operate them The access time problem is solved if DRAMs are used in page mode In this mode access times rival that of static RAM The control circuit problem is resolved by the NSBMC096 The function that the NSBMC096 performs is to optimally translate the burst access protocol of the i960 CA CF to the page mode access protocol supported by dynamic RAMs The device manages one or two-way interleaved arrangements of DRAMs such that during burst access data can be read or written at the rate of one word per system clock cycle Block Diagram The NSBMC096 has been designed to allow maximum flexibility in its application The full range of processor speeds is supported for a wide range of DRAM speeds sizes and organizations No glue logic is required because the bus interface is customized to the i960 CA CF System integration is further enhanced by providing a 24-bit heartbeat timer and a bus watch timer on-chip The NSBMC096 is packaged as a 132-pin PQFP with a footprint of only 1 3 square inches It reduces design complexity space requirements and is fully derated for loading temperature and voltage

Overview

NSBMC096-16 -25 -33 Burst Memory Controller August 1993 NSBMC096-16 -25 -33 Burst Memory Controller.

Key Features

  • Y Interfaces directly to the i960 CA Y Integrated Page Cache Management Y Manages Page Mode Dynamic Memory devices Y On-chip Memory Address Multiplexer Drivers Y Supports DRAMs trom 256 kB to 64 MB Y Bit counter timer Y Non-interleaved or two way interleaved operation Y 5-Bit Bus Watch Timer Y Software-configured operational parameters Y High-Speed Low Power CMOS technology TL V 11805.
  • 1 This document contains information concerning a product that has been developed by National Semicon.

More Datasheets from National Semiconductor (now Texas Instruments)

Part Number Description
NSBMC096-33 Burst Memory Controller