Description
These circuits are TRI-STATE edge-triggered 8-bit I O registers in parallel with 8-bit serial shift registers which are capable of operating in any of the following modes parallel load from I O pins to register ‘‘A’’ parallel transfer down from register ‘‘A’’ to serial shift register ‘‘B’’ parallel
Features
- Y Y Y Y
Y Y Y Y Y
Registers are edge-triggered by the positive transition of the clock All inputs are PNP transistors Input disable dominates over output disable Output high impedance state does not impede any other mode of operation 8-bit I O pins are TRI-STATE buffers Typical shift frequency is 36 MHz Typical power dissipation is 305 mW All control inputs are active when in an ‘‘L’’ logic state Devices can be cascaded into N-bit word
Connection Diagram
Dual-In-Line Package Pin.
DM74LS962 Datasheet
