MM74C195 Datasheet PDF (4-Bit Registers) | Download National MM74C195

MM74C195 - 4-Bit Registers

Description

The MM54C195 MM74C195 CMOS 4-bit registers feature parallel inputs parallel outputs J-K serial inputs shift load control input and a direct overriding clear The following two modes of operation are possible Parallel Load Shift in direction QA towards QD Parallel loading is accomplished by applying t

Features

Y Medium speed operation Y Y Y Y Y Y Y Y Y Y Y High noise immunity Low power Tenth power TTL compatible Supply voltage range Synchronous parallel load Parallel inputs and outputs from each flip-flop Direct overriding clear J and K inputs to first stage Complementary outputs from last stage Positive-edge triggered clocking Diode clamped inputs to protect against static charge 8 5 MHz (typ ) with 10V supply and 50 pF load 0 45 VCC (typ ) 100 nW (typ ) Drive 2 LPTTL loads 3V to 15V.

Datasheet Details

Part number	MM74C195
Manufacturer	National
File Size	127.26 KB
Description	4-Bit Registers
Datasheet	MM74C195 Datasheet
Additional preview pages of the MM74C195 datasheet.

📁 Similar Datasheet

MM74C192 - Synchronous 4-Bit Up/Down Decade Counter (Fairchild)

MM74C193 - Synchronous 4-Bit Up/Down Binary Counter (Fairchild Semiconductor)

MM74C14 - Hex Schmitt Trigger (Fairchild)

MM74C150 - 16-Line to 1-Line Multiplexer (Fairchild)

MM74C150 - 16-Line to 1-Line Multiplexer (National Semiconductor)

MM74C154 - 4-Line to 16-Line Decoder/Demultiplexer (Fairchild)

MM74C157 - Quad 2-Input Multiplexers (Fairchild)

MM74C160 - Decade Counter with Asynchronous Clear (National Semiconductor)

MM74C161 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear (National Semiconductor)

MM74C162 - (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear (National Semiconductor)

Full PDF Text Transcription

Click to expand full text

MM54C195 MM74C195 4-Bit Registers February 1988 MM54C195 MM74C195 4-Bit Registers General Description The MM54C195 MM74C195 CMOS 4-bit registers feature parallel inputs parallel outputs J-K serial inputs shift load control input and a direct overriding clear The following two modes of operation are possible Parallel Load Shift in direction QA towards QD Parallel loading is accomplished by applying the four bits of data and taking the shift load control of input low The data is loaded into the associated flip-flops and appears at the outputs after the positive transition of the clock input During parallel loading serial data flow is inhibited Serial shifting is accomplished synchronously when the shift load control input is high Serial data for this mode is entered at the J-K inputs These

Published: May 9, 2005 |