54F151A
54F151A is 8-Input Multiplexer manufactured by National Semiconductor.
Description
The ’F151A is a high-speed 8-input digital multiplexer It provides in one package the ability to select one line of data from up to eight sources The ’F151A can be used as a universal function generator to generate any logic function of four variables Both assertion and negation outputs are provided mercial 74F151APC
Military
Package Number N16E
Package Description
16-Lead (0 300 Wide) Molded Dual-In-Line 16-Lead Ceramic Dual-In-Line 16-Lead (0 150 Wide) Molded Small Outline JEDEC 16-Lead (0 300 Wide) Molded Small Outline EIAJ 16-Lead Cerpack 20-Lead Ceramic Leadless Chip Carrier Type C
54F151ADM (Note 2) 74F151ASC (Note 1) 74F151ASJ (Note 1) 54F151AFM (Note 2) 54F151ALM (Note 2)
J16A M16A M16D W16A E20A
Note 1 Devices also available in 13 reel Use suffix e SCX and SJX Note 2 Military grade device with environmental and burn-in processing Use suffix e DQMB FMQB and LMQB
Logic Symbols
Connection Diagrams
Pin Assignment for DIP SOIC and Flatpak Pin Assignment for LCC
TL F 9481- 3
IEEE IEC
TL F 9481
- 1 TL F 9481
- 2
TL F 9481- 5
TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semiconductor Corporation
TL F 9481
RRD-B30M115 Printed in U S A
..
..
Unit Loading Fan Out
54F 74F Pin Names Description
UL HIGH LOW 10 10 10 10 10 10 50 33 3 50 33 3 Input IIH IIL Output IOH IOL 20 m A b0 6 m A 20 m A b0 6 m A 20 m A b0 6 m A b 1 m A 20 m A b 1 m A 20 m A
I0
- I7 S0
- S2 E Z Z
Data Inputs Select Inputs Enable Input (Active LOW) Data Output Inverted Data Output
Functional Description
The ’F151A is a logic implementation of a single pole 8-position switch with the switch position controlled by the state of three Select inputs S0 S1 S2 Both assertion and negation outputs are provided The Enable input (E) is active LOW When it is not activated the negation output is HIGH and the assertion output is LOW regardless of all other inputs The logic function provided at the output is Z e E (I0 S2 S1 S0 a I1 S2 S1 S0 a I2 S2...