Datasheet4U Logo Datasheet4U.com

N32A455VEL7 - 32-bit ARM

This page provides the datasheet information for the N32A455VEL7, a member of the N32A455CEL7 32-bit ARM family.

Datasheet Summary

Features

  • CPU core ― 32-bit ARM Cortex-M4 +FPU, one-cycle hardware multiply and divide instructions, DSP instruction and MPU support ― Built-in 8KB instruction Cache, which support Flash acceleration unit to execute program 0 wait ― Run up to 144MHz, 180DMIPS.
  • Encrypted memory ― Up to 512K Bytes of embedded Flash memory, supporting encrypted storage, multi-user partition management and data protection, hardware ECC check, 100,000 cycling and 10 years data retention ― 144K Bytes of SRAM (includi.

📥 Download Datasheet

Datasheet preview – N32A455VEL7

Datasheet Details

Part number N32A455VEL7
Manufacturer Nations Technologies
File Size 1.68 MB
Description 32-bit ARM
Datasheet download datasheet N32A455VEL7 Datasheet
Additional preview pages of the N32A455VEL7 datasheet.

📁 Similar Datasheet

  • N3229QK020 - Phase Control Thyristor (IXYS)
  • N3229QK040 - Phase Control Thyristor (IXYS)
  • N3229QK060 - Phase Control Thyristor (IXYS)
  • N32901R1DN - Display Control Application Processor (nuvoton)
  • N32901U1DN - Display Control Application Processor (nuvoton)
  • N32901U2DN - Display Control Application Processor (nuvoton)
  • N32903R1DN - Display Control Application Processor (nuvoton)
  • N32903U1DN - Display Control Application Processor (nuvoton)
  • N32905U1DN - Display Control Application Processor (nuvoton)
  • N32905U2DN - Display Control Application Processor (nuvoton)
Other Datasheets by Nations Technologies

Full PDF Text Transcription

Click to expand full text
N32A455xxL7 Datasheet N32A455xxL7 series based on 32-bit ARM Cortex-M4F kernel, run up to 144MHz, support floating-point unit and DSP instructions, up to 512KB embedded flash, 144KB SRAM, 4x12bit 4.7Msps ADC, 4xOPAMP, 7xCOMP, 2x1Msps 12bit DAC. Integrates multi-channel U(S)ART, I2C, SPI, QSPI and CAN communication interfaces, 1x SDIO interface and built-in cryptographic algorithm hardware acceleration engine.
Published: |