Datasheet4U Logo Datasheet4U.com

PF48F3000P0ZBQE - Single Bit per Cell Single Bit per Cell

Key Features

  • High Performance:.
  • 65ns initial access time for Easy BGA and QUAD+.
  • 75ns initial access time for TSOP.
  • 25ns 8-word asynchronous-page read mode.
  • 52MHz with zero WAIT states, 17ns clock-todata output synchronous-burst read mode.
  • 4-, 8-, 16- and continuous-word options for burst mode.
  • 1.8V Low Power buffered programming at 1.8MByte/s (Typ) using 256-word buffer.
  • Buffered Enhanced Factory Programming at 3.2MByte/s (typ) using.

📥 Download Datasheet

Datasheet Details

Part number PF48F3000P0ZBQE
Manufacturer Numonyx
File Size 1.07 MB
Description Single Bit per Cell Single Bit per Cell
Datasheet download datasheet PF48F3000P0ZBQE Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PF48F3000P0ZBQ0 Intel StrataFlash Embedded Memory Intel Corporation
PF48F3000P0ZTQ0 Intel StrataFlash Embedded Memory Intel Corporation
PF48F2000P0ZBQ0 Intel StrataFlash Embedded Memory Intel Corporation
PF48F2000P0ZTQ0 Intel StrataFlash Embedded Memory Intel Corporation
PF48F4000P0ZBQ0 Intel StrataFlash Embedded Memory Intel Corporation

Other Datasheets by Numonyx

Part Number Description
PF48F3000P0ZTQE Single Bit per Cell Single Bit per Cell

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Numonyx® Axcell™ P30-65nm Flash Memory 128-Mbit, 64-Mbit Single Bit per Cell (SBC) Datasheet Product Features „ High Performance: — 65ns initial access time for Easy BGA and QUAD+ — 75ns initial access time for TSOP — 25ns 8-word asynchronous-page read mode — 52MHz with zero WAIT states, 17ns clock-todata output synchronous-burst read mode — 4-, 8-, 16- and continuous-word options for burst mode — 1.8V Low Power buffered programming at 1.8MByte/s (Typ) using 256-word buffer — Buffered Enhanced Factory Programming at 3.2MByte/s (typ) using 256-word buffer „ Architecture: — Asymmetrically-blocked architecture — Four 32-KByte parameter blocks: top or bottom configuration — 128-KByte array blocks — Blank Check to verify an erased block „ Voltage and Power: — VCC (core) voltage: 1.7V – 2.