Datasheet4U Logo Datasheet4U.com

MSM6636 - SAE-J1850 Communication Protocol Conformity Transmission Controller for Automotive LAN

General Description

The MSM6636 is a transmission controller for automotive LAN based on data communication protocol SAE-J1850.

This LSI can realize a data bus topology bus LAN system with a PWM bit encoding method (41.6 K bps).

Key Features

  • Based on SAE-J1850 CLASS B DATA.

📥 Download Datasheet

Datasheet Details

Part number MSM6636
Manufacturer OKI Electric
File Size 109.51 KB
Description SAE-J1850 Communication Protocol Conformity Transmission Controller for Automotive LAN
Datasheet download datasheet MSM6636 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MSM66585 High-speed High-preformance 16-bit Microcontroller OKI
MSM66591 CMOS 16-bit microcontroller OKI
MSM6051 Built-in Melody Circuit and LCD Driver 4-Bit Microcontroller OKI electronic
MSM6052-xx Tone / Pulse Switchable Repertory Dialer OKI
MSM60804 PCMCIA Host Adapter OKI electronic

Other Datasheets by OKI Electric

Part Number Description
MSM6636B SAE-J1850 Multiplex Communication Protocol Conformity Transmission Controller for Automotive LAN
MSM6606 80-DOT LCD DRIVER WITH KEY MATRIX
MSM66101 OLMS-66K Series 16-Bit Microcontroller
MSM66201 (MSM66201 / MSM66207) OLMS-66K Series 16-Bit Microcontroller
MSM66207 (MSM66201 / MSM66207) OLMS-66K Series 16-Bit Microcontroller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
¡ Semiconductor MSM6636 ¡ Semiconductor MSM6636 SAE-J1850 Communication Protocol Conformity Transmission Controller for Automotive LAN GENERAL DESCRIPTION The MSM6636 is a transmission controller for automotive LAN based on data communication protocol SAE-J1850. This LSI can realize a data bus topology bus LAN system with a PWM bit encoding method (41.6 K bps). In addition to a protocol control circuit, MSM6636 has an enclosed quartz oscillation circuit, host CPU interface (clock synchronous serial / UART), a transmit/ receive buffer, and a bus receiver circuit that decreases the burden on the host CPU.