Datasheet4U Logo Datasheet4U.com

74LVX74 - Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

Datasheet Summary

Description

The LVX74 is a dual D type flip

Set inputs and complementary (Q, Q) outputs.

Information at the input is transferred to the outputs on the positive edge of the clock pulse.

Features

  • Input Voltage Level Translation from 5 V to 3 V.
  • Ideal for Low Power/Low Noise 3.3 V.

📥 Download Datasheet

Datasheet preview – 74LVX74

Datasheet Details

Part number 74LVX74
Manufacturer ON Semiconductor
File Size 201.87 KB
Description Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop
Datasheet download datasheet 74LVX74 Datasheet
Additional preview pages of the 74LVX74 datasheet.

📁 Similar Datasheet

  • 74LVX74 - Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop (Fairchild Semiconductor)
  • 74LVX00 - Low Voltage Quad 2-Input NAND Gate (Fairchild Semiconductor)
  • 74LVX00 - LOW VOLTAGE CMOS QUAD 2-INPUT NAND GATE (STMicroelectronics)
  • 74LVX02 - Low Voltage Quad 2-Input NOR Gate (Fairchild Semiconductor)
  • 74LVX04 - Low Voltage Hex Inverter (Fairchild Semiconductor)
  • 74LVX05 - Low voltage CMOS HEX inverter (STMicroelectronics)
  • 74LVX08 - Low Voltage Quad 2-Input AND Gate (Fairchild Semiconductor)
  • 74LVX08 - LOW VOLTAGE CMOS QUAD 2-INPUT AND GATE (STMicroelectronics)
  • 74LVX112 - Low Voltage Dual J-K Flip-Flops (Fairchild Semiconductor)
  • 74LVX125 - Low Voltage Quad Buffer (Fairchild Semiconductor)
Other Datasheets by ON Semiconductor
  • 74LVX14 - LOW-VOLTAGE CMOS
  • 74LVC00A - Low-Voltage CMOS Quad 2-Input NAND Gate
  • 74LVC02A - Low-Voltage CMOS Quad 2-Input NOR Gate
  • 74LVC04A - Low-Voltage CMOS Hex Inverter
  • 74LVC06A - Low-Voltage CMOS Hex Inverter
  • 74LVC07A - Low-Voltage CMOS Hex Buffer
  • 74LVC08A - Low-Voltage CMOS Quad 2-Input AND Gate
  • 74LVC125A - Low-Voltage CMOS Quad Buffer

Full PDF Text Transcription

Click to expand full text
Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop 74LVX74 General Description The LVX74 is a dual D−type flip−flop with Asynchronous Clear and Set inputs and complementary (Q, Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.
Published: |