Datasheet4U Logo Datasheet4U.com

AMIS-30585 - S-FSK PLC Modem

General Description

The AMIS 30585 is a half duplex S FSK modem and is dedicated for the data transmission on low or medium

voltage power lines.

The device offers complete handling of the protocol layers from the physical up to the MAC.

30585 complies with the EN 50065 CENE

Key Features

  • http://onsemi. com 1.
  • Complies with IEC 1334.
  • 5.
  • 1 and IEC 1334.
  • 4.
  • 32 Suited for 50 Hz or 60 Hz Mains Complete Modem for Data Communication on Power Line S.
  • FSK Modulation Programmable Carrier in the Range of 9 kHz to 95 kHz Half Duplex up to 1440 bit/s Supports Chorus Transmission Programmable Configuration Internal ARM Microprocessor Seria.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
AMIS-30585 S-FSK PLC Modem AMI SEMICONDUCTOR
AMIS-30521 Micro-stepping Motor Driver AMI SEMICONDUCTOR
AMIS-30522 Micro-stepping Motor Driver AMI SEMICONDUCTOR
AMIS-30600 LIN Transceiver AMI SEMICONDUCTOR
AMIS-30621 LIN Microstepping Motordriver AMI SEMICONDUCTOR

Other Datasheets by onsemi

Part Number Description
AMIS-30511 Micro-Stepping Motor Driver
AMIS-30512 Micro-Stepping Motor Driver
AMIS-30521 Micro-Stepping Motor Driver
AMIS-30522 Micro-Stepping Motor Driver
AMIS-30523 CAN Micro-Stepping Motor Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
AMIS-30585 S-FSK PLC Modem General Description The AMIS−30585 is a half duplex S−FSK modem and is dedicated for the data transmission on low− or medium−voltage power lines. The device offers complete handling of the protocol layers from the physical up to the MAC. AMIS−30585 complies with the EN 50065 CENELEC, IEC 1334−4−32 and the IEC 1334−5−1 standards. It operates from a single 3.3 V power supply and is interfaced to the power line by an external power driver and transformer. An internal PLL is locked to the mains frequency (50 Hz or 60 Hz) and is used to synchronize the data transmission at data rates of 300, 600 and 1200 baud for a 50 Hz mains frequency, corresponding to 3.6 or 12 data bits per half cycle of the mains frequency (50 Hz or 60 Hz). Features http://onsemi.