Datasheet4U Logo Datasheet4U.com

ASM162 - uP Supervisory Circuit

Download the ASM162 datasheet PDF. This datasheet also covers the ASM161 variant, as both devices belong to the same up supervisory circuit family and are provided as variant models within a single manufacturer datasheet.

General Description

The ASM161 and ASM162 are cost effective, low power supervisory circuits that monitor power supplies in microprocessor, microcontroller and digital systems.

Key Features

  • M 4.38.
  • Edge Triggered Manual Reset Input.
  • Single Pulse Output.
  • 49 mS Minimum MR Disable Period After Reset.
  • CMOS/TTL Logic or Switch Interface J 4.00 T 3.08 S 2.93 R 2.63.
  • Debounced Input.
  • Low Supply Current Extends Battery Life 6 mA / 15 mA typ/max at 5.5 V 4.5 mA / 10 mA typ/max at 3.6 V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ASM161-ONSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ASM162
Manufacturer onsemi
File Size 122.53 KB
Description uP Supervisory Circuit
Datasheet download datasheet ASM162 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ASM161, ASM162 mP Supervisory Circuit Description The ASM161 and ASM162 are cost effective, low power supervisory circuits that monitor power supplies in microprocessor, microcontroller and digital systems. If the power supply drops below the reset threshold level, a reset is asserted and remains asserted for at least 800 ms after VCC has risen above the reset threshold. An improved manual reset architecture gives the system designer additional flexibility. The debounced manual reset input is negative edge triggered. The reset pulse period generated by a MR transition is a minimum of 800 ms and a maximum of 2 sec duration. In addition, The MR input signal is blocked for an additional 49 mS minimum after the reset pulse ends.