Datasheet4U Logo Datasheet4U.com

CAV25512 - 512-Kb SPI Serial CMOS EEPROM

General Description

The CAV25512 is a EEPROM Serial 512

Grade 1 device internally organized as 64Kx8 bits.

Key Features

  • a 128.
  • byte page write buffer and supports the Serial Peripheral Interface (SPI) protocol. The device is enabled through a Chip Select (CS) input. In addition, the required bus signals are clock input (SCK), data input (SI) and data output (SO) lines. The HOLD input may be used to pause any serial communication with the CAV25512 device. The device features software and hardware write protection, including partial as well as full array protection. On.
  • Chip ECC (Error Correction Code.

📥 Download Datasheet

Datasheet Details

Part number CAV25512
Manufacturer onsemi
File Size 336.21 KB
Description 512-Kb SPI Serial CMOS EEPROM
Datasheet download datasheet CAV25512 Datasheet

More Datasheets from onsemi

Part Number Description
CAV25512H 512-Kb SPI Serial CMOS EEPROM
CAV25010 EEPROM
CAV25020 EEPROM
CAV25040 EEPROM
CAV25080 SPI Serial CMOS EEPROM
CAV25128 EEPROM
CAV25160 SPI Serial CMOS EEPROM
CAV25256 EEPROM
CAV25320 Automotive EEPROM
CAV25640 64-Kb SPI Serial CMOS EEPROM

Full PDF Text Transcription for CAV25512 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for CAV25512. For precise diagrams, tables, and layout, please refer to the original PDF.

View original datasheet text
EEPROM Serial 512-Kb SPI Automotive Grade 1 CAV25512 Description The CAV25512 is a EEPROM Serial 512−Kb SPI Automotive Grade 1 device internally organized as 64Kx8 bits. This features a 128−byte page write buffer and supports the Serial Peripheral Interface (SPI) protocol. The device is enabled through a Chip Select (CS) input. In addition, the required bus signals are clock input (SCK), data input (SI) and data output (SO) lines. The HOLD input may be used to pause any serial communication with the CAV25512 device. The device features software and hardware write protection, including partial as well as full array protection. On−Chip ECC (Error Correction Code) makes the device suitable for high reliability applications.