Datasheet4U Logo Datasheet4U.com

MC100E175 - 9-BIT LATCH WITH PARITY

Datasheet Summary

Description

The MC10E/100E175 is a 9-bit latch.

Features

  • a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH). The E175 can also be used to generate byte parity by using D8 as the parity-type select (L = even parity, H = odd parity), and using ODDPAR as the byte parity output. The LEN pin latches the data when asserted with a logical high and makes the latch transparent when placed at a logic low level. Features http://onsemi. com.

📥 Download Datasheet

Datasheet preview – MC100E175

Datasheet Details

Part number MC100E175
Manufacturer ON Semiconductor
File Size 107.08 KB
Description 9-BIT LATCH WITH PARITY
Datasheet download datasheet MC100E175 Datasheet
Additional preview pages of the MC100E175 datasheet.

📁 Similar Datasheet

  • MC100E175 - 9-BIT LATCH (Motorola)
  • MC100E171 - 3-BIT 4:1 MULTIPLEXER (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC100E112 - QUAD DRIVER (Motorola)
  • MC100E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
  • MC100E122 - 9-BIT BUFFER (Motorola)
  • MC100E131 - 4-BIT D FLIP-FLOP (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com MC10E175, MC100E175 5V ECL 9-Bit Latch With Parity Description The MC10E/100E175 is a 9-bit latch. It also features a tenth latched output, ODDPAR, which is formed as the odd parity of the nine data inputs (ODDPAR is HIGH if an odd number of the inputs are HIGH). The E175 can also be used to generate byte parity by using D8 as the parity-type select (L = even parity, H = odd parity), and using ODDPAR as the byte parity output. The LEN pin latches the data when asserted with a logical high and makes the latch transparent when placed at a logic low level. Features http://onsemi.com • • • • • • • • • • • • • 9-Bit Latch Parity Detection/Generation 800 ps Max. D to Output Reset PECL Mode Operating Range: VCC = 4.2 V to 5.
Published: |