Datasheet4U Logo Datasheet4U.com

MC100E310 - 5V ECL Low Voltage 2:8 Differential Fanout Buffer

General Description

fanout buffer designed with clock distribution in mind.

Key Features

  • fully differential clock paths to minimize both device and system skew. The E310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees. The lowest TPD delay time results from terminating only one output pair, and the greatest TPD delay time results from terminating all the output pairs. This shift is about 10.
  • 20 pS in TPD. The skew between any two output pairs within a device is typically about 25 nS. If other output pairs.

📥 Download Datasheet

Datasheet Details

Part number MC100E310
Manufacturer onsemi
File Size 143.39 KB
Description 5V ECL Low Voltage 2:8 Differential Fanout Buffer
Datasheet download datasheet MC100E310 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100E310 Low Voltage 2:8 Differential Fanout Buffer Motorola
MC100E336 3-BIT REGISTERED BUS TRANSCEIVER Motorola
MC100E337 3-BIT SCANNABLE REGISTERED BUS TRANSCEIVER Motorola
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100E336 5V ECL 3Bit Registered Bus Transceiver
MC100E337 5V ECL 3Bit Scannable Registered Bus Transceiver
MC100E016 8-BIT SYNCHRONOUS BINARY UP COUNTER
MC100E101 QUAD 4-INPUT OR/NOR GATE
MC100E104 QUINT 2-INPUT AND/NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC100E310 5 V ECL Low Voltage 2:8 Differential Fanout Buffer Description The MC100E310 is a low voltage, low skew 2:8 differential ECL fanout buffer designed with clock distribution in mind. The device features fully differential clock paths to minimize both device and system skew. The E310 offers two selectable clock inputs to allow for redundant or test clocks to be incorporated into the system clock trees. The lowest TPD delay time results from terminating only one output pair, and the greatest TPD delay time results from terminating all the output pairs. This shift is about 10−20 pS in TPD. The skew between any two output pairs within a device is typically about 25 nS.