Datasheet4U Logo Datasheet4U.com

MC100EP016A - 3.3V ECL 8-Bit Synchronous Binary Up Counter

General Description

The MC100EP016A is a high speed synchronous, presettable, cascadeable 8

bit binary counter.

Architecture and operation are the same as the ECLinPS™ family MC100E016 with higher operating speed.

Key Features

  • internal feedback to TC gated by the TCLD (Terminal Count Load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pulldowns), the TC feedback is disabled, and counting proceeds continuously, with TC going LOW to indicate an all.
  • one state. When TCLD is HIGH, the TC feedback causes the counter to automatically reload upon TC = LOW, thus functioning as a programmable counter. The Qn outputs do not need to be terminated for the count function to operate prop.

📥 Download Datasheet

Datasheet Details

Part number MC100EP016A
Manufacturer onsemi
File Size 260.37 KB
Description 3.3V ECL 8-Bit Synchronous Binary Up Counter
Datasheet download datasheet MC100EP016A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MC100EP111 LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP221 LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER Motorola
MC100EP223 Low Voltage 1:22 Differential PECL/HSTL Clock Driver Motorola Semiconductor
MC100E016 8-Bit Synchronous Binary Up Counter Motorola
MC100E101 Quad 4-Input OR/NOR Gate Motorola

Other Datasheets by onsemi

Part Number Description
MC100EP016 3.3V / 5VECL 8-Bit Synchronous Binary Up Counter
MC100EP01 3.3V / 5V ECL 4-Input OR/NOR
MC100EP05 3.3V / 5V ECL 2-Input Differential AND/NAND
MC100EP08 2-Input Differential XOR/XNOR
MC100EP101 3.3V / 5V ECL Quad 4-Input OR/NOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
3.3 V ECL 8-Bit Synchronous Binary Up Counter MC100EP016A Description The MC100EP016A is a high−speed synchronous, presettable, cascadeable 8−bit binary counter. Architecture and operation are the same as the ECLinPS™ family MC100E016 with higher operating speed. The counter features internal feedback to TC gated by the TCLD (Terminal Count Load) pin. When TCLD is LOW (or left open, in which case it is pulled LOW by the internal pulldowns), the TC feedback is disabled, and counting proceeds continuously, with TC going LOW to indicate an all−one state. When TCLD is HIGH, the TC feedback causes the counter to automatically reload upon TC = LOW, thus functioning as a programmable counter. The Qn outputs do not need to be terminated for the count function to operate properly.