Datasheet4U Logo Datasheet4U.com

MC100EP14 - ECL/PECL/HSTL Clock Driver

Datasheet Summary

Description

The MC100EP14 is a low skew 1 to

clock distribution in mind, accepting two clock sources into an input multiplexer.

ended (if the VBB output is used).

📥 Download Datasheet

Datasheet preview – MC100EP14

Datasheet Details

Part number MC100EP14
Manufacturer ON Semiconductor
File Size 80.80 KB
Description ECL/PECL/HSTL Clock Driver
Datasheet download datasheet MC100EP14 Datasheet
Additional preview pages of the MC100EP14 datasheet.

📁 Similar Datasheet

  • MC100EP111 - LOW-VOLTAGE 1:10 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP221 - LOW-VOLTAGE 1:20 DIFFERENTIAL ECL/PECL CLOCK DRIVER (Motorola)
  • MC100EP223 - Low Voltage 1:22 Differential PECL/HSTL Clock Driver (Motorola Semiconductor)
  • MC100E016 - 8-Bit Synchronous Binary Up Counter (Motorola)
  • MC100E101 - Quad 4-Input OR/NOR Gate (Motorola)
  • MC100E104 - QUINT 2-INPUT AND/NAND GATE (Motorola)
  • MC100E107 - QUINT 2-INPUT XOR/XNOR GATE (Motorola)
  • MC100E111 - 1:9 DIFFERENTIAL CLOCK DRIVER (Motorola)
  • MC100E112 - QUAD DRIVER (Motorola)
  • MC100E116 - QUINT DIFFERENTIAL LINE RECEIVER (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC100EP14 3.3V / 5V 1:5 Differential ECL/PECL/HSTL Clock Driver Description The MC100EP14 is a low skew 1−to−5 differential driver, designed with clock distribution in mind, accepting two clock sources into an input multiplexer. The ECL/PECL input signals can be either differential or single−ended (if the VBB output is used). HSTL inputs can be used when the LVEP14 is operating under PECL conditions. The EP14 specifically guarantees low output−to−output skew. Optimal design, layout, and processing minimize skew within a device and from device to device. To ensure that the tight skew specification is realized, both sides of any differential output need to be terminated even if only one output is being used.
Published: |