MC100LVE222 - Low Voltage 1:15 Differential 12 ECL/PECL Clock Driver

onsemi

Key Features

defined as the range within which the VIH level may vary, with the device still meeting the propagation delay specification. The VIL level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to VPP(min). http://onsemi. com 4 MC100LVE222.

MC100LVE222 low voltage 1:15 differential 12 ecl/pecl clock driver by onsemi - Datasheet Preview

Datasheet Details

Part number	MC100LVE222
Manufacturer	onsemi
File Size	174.34 KB
Description	Low Voltage 1:15 Differential 12 ECL/PECL Clock Driver
Datasheet	MC100LVE222 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
MC100LVE222	ECL/PECL CLOCK DRIVER	Motorola
MC100LVE210	DIFFERENTIAL FANOUT BUFFER	Motorola
MC100LVE111	1:9 Differential Clock Driver	Motorola
MC100LVE164	LOW VOLTAGE 16:1 MULTIPLEXER	Motorola
MC100LVE310	Low Voltage 2:8 Differential Fanout Buffer	Motorola

Other Datasheets by onsemi

Part Number	Description
MC100LVE210	Differential Fanout Buffer
MC100LVE111	1:9 Differential Clock Driver
MC100LVE164	LOW VOLTAGE 16:1 MULTIPLEXER
MC100LVE310	3.3V ECL 2:8 Differential Fanout Buffer
MC100LVEL01	4-Input OR/NOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

MC100LVE222 Low Voltage 1:15 Differential ÷1/÷2 ECL/PECL Clock Driver The MC100LVE222 is a low skew 1:15 differential ÷1/÷2 ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input signal pairs can be differential or used single–ended (with VBB output reference bypassed and connected to the unused input of a pair). Either of two fully differential clock inputs may be selected. Each of the four output banks of 2, 3, 4, and 6 differential pairs may be independently configured to fanout 1X or 1/2X of the input frequency. The LVE222 specifically guarantees low output to output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot. The fsel pins and CLK_Sel pin are asynchronous control inputs.