MC100LVEL56 Datasheet PDF - ON Semiconductor Dual Differential 2:1 Multiplexer Specs

MC100LVEL56 - Dual Differential 2:1 Multiplexer

Datasheet Summary

Description

The MC100LVEL56 is a dual, fully differential 2:1 multiplexer.

differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals.

Features

both individual and common select inputs to address both data path and random logic.

Datasheet Details

Part number	MC100LVEL56
Manufacturer	ON Semiconductor
File Size	138.91 KB
Description	Dual Differential 2:1 Multiplexer
Datasheet	MC100LVEL56 Datasheet
Additional preview pages of the MC100LVEL56 datasheet.

📁 Similar Datasheet

MC100LVEL56 - Dual Differential 2:1 Multiplexer (Motorola)

MC100LVEL51 - Differential Clock D Flip-Flop (Motorola)

MC100LVEL59 - Triple 2:1 Multiplexer (Motorola)

MC100LVEL01 - 4-Input OR/NOR (Motorola)

MC100LVEL05 - 2-Input Differential AND/NAND (Motorola)

MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer (Motorola)

MC100LVEL12 - Low Impedance Driver (Motorola)

MC100LVEL13 - Dual 1:3 Fanout Buffer (Motorola)

MC100LVEL14 - 1:5 Clock Distribution Chip (Motorola)

MC100LVEL16 - Differential Receiver (Motorola)

Full PDF Text Transcription

Click to expand full text

MC100LVEL56 3.3 V ECL Dual Differential 2:1 Multiplexer Description The MC100LVEL56 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. The device features both individual and common select inputs to address both data path and random logic applications. The differential inputs have special circuitry which ensures device stability under open input conditions. When both differential inputs are left open the D input will pull down to VEE, The D input will bias around VCC/2 forcing the Q output LOW. The VBB pin, an internally generated voltage supply, is available to this device only.

Published: Apr 26, 2005 |