MC100LVEL91 - Triple PECL to ECL Translator

Datasheet Summary

Description

translator.

3.3 V to

5.0 V ECL output signals.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	MC100LVEL91
Manufacturer	ON Semiconductor
File Size	130.36 KB
Description	Triple PECL to ECL Translator
Datasheet	MC100LVEL91 Datasheet
Additional preview pages of the MC100LVEL91 datasheet.

📁 Similar Datasheet

MC100LVEL91 - Triple PECL to ECL Translator (Motorola)
MC100LVEL90 - Triple ECL to PECL Translator (Motorola)
MC100LVEL92 - Triple PECL to LVPECL Translator (Motorola)
MC100LVEL01 - 4-Input OR/NOR (Motorola)
MC100LVEL05 - 2-Input Differential AND/NAND (Motorola)
MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer (Motorola)
MC100LVEL12 - Low Impedance Driver (Motorola)
MC100LVEL13 - Dual 1:3 Fanout Buffer (Motorola)
MC100LVEL14 - 1:5 Clock Distribution Chip (Motorola)
MC100LVEL16 - Differential Receiver (Motorola)

Other Datasheets by ON Semiconductor

MC100LVEL90 - Triple ECL to PECL Translator
MC100LVEL92 - 5V Triple PECL Input to LVPECL Output Translator
MC100LVEL01 - 4-Input OR/NOR
MC100LVEL05 - 2-Input Differential AND/NAND
MC100LVEL11 - Low Voltage 1:2 Differential Fanout Buffer
MC100LVEL12 - Low Impedance Driver
MC100LVEL13 - Dual 1:3 Fanout Buffer
MC100LVEL14 - 1:5 Clock Distribution Chip

Full PDF Text Transcription

Click to expand full text

MC100LVEL91 3.3 V Triple LVPECL Input to -3.3 V to -5.0 V ECL Output Translator Description The MC100LVEL91 is a triple LVPECL input to ECL output translator. The device receives low voltage differential PECL signals, determined by the VCC supply level, and translates them to differential −3.3 V to −5.0 V ECL output signals. To accomplish the level translation the LVEL91 requires three power rails. The VCC supply should be connected to the positive supply, and the VEE pin should be connected to the negative power supply. The GND pins are connected to the system ground plane. Both VEE and VCC should be bypassed to ground via 0.01 mF capacitors. Under open input conditions, the D input will be biased at VCC/2 and the D input will be pulled to GND.

Published: Apr 26, 2005 |