Datasheet4U Logo Datasheet4U.com

MC10EP35 - JK Flip Flop

Datasheet Summary

Description

EL35 JK flip-flop.

The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock.

Features

  • 410 ps Propagation Delay.
  • Maximum Frequency > 3 GHz Typical.
  • PECL Mode Operating Range:.
  • VCC = 3.0 V to 5.5 V with VEE = 0 V.
  • NECL Mode Operating Range:.
  • VCC = 0 V with VEE =.
  • 3.0 V to.
  • 5.5 V.
  • Open Input Default State.
  • Q Output Will Default LOW with Inputs Open or at VEE.
  • These Devices are Pb-Free, Halogen Free and are RoHS Compliant www. onsemi. com 8 1 SOIC.
  • 8 NB D SUFFIX CASE 751.

📥 Download Datasheet

Datasheet preview – MC10EP35

Datasheet Details

Part number MC10EP35
Manufacturer ON Semiconductor
File Size 167.14 KB
Description JK Flip Flop
Datasheet download datasheet MC10EP35 Datasheet
Additional preview pages of the MC10EP35 datasheet.
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC10EP35, MC100EP35 3.3 V / 5 V ECL JK Flip‐Flop Description The MC10/100EP35 is a higher speed/low voltage version of the EL35 JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH. The 100 Series contains temperature compensation. Features • 410 ps Propagation Delay • Maximum Frequency > 3 GHz Typical • PECL Mode Operating Range: ♦ VCC = 3.0 V to 5.5 V with VEE = 0 V • NECL Mode Operating Range: ♦ VCC = 0 V with VEE = −3.0 V to −5.5 V • Open Input Default State • Q Output Will Default LOW with Inputs Open or at VEE • These Devices are Pb-Free, Halogen Free and are RoHS Compliant www.onsemi.
Published: |