MC14076B - 4-Bit D-Type Register

Datasheet Summary

Features

Three.
State Outputs with Gated Control Lines.
Fully Independent Clock Allows Unrestricted Operation for the Two Modes: Parallel Load and Do Nothing.
Asynchronous Master Reset.
Four Bus Buffer Registers.
Supply Voltage Range = 3.0 Vdc to 18 Vdc.
Capable of Driving Two Low.
Power TTL Loads or One Low.
Power Schottky TTL Load Over the Rated Temperature Range.
NLV Prefix for Automotive and Other.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	MC14076B
Manufacturer	ON Semiconductor
File Size	166.92 KB
Description	4-Bit D-Type Register
Datasheet	MC14076B Datasheet
Additional preview pages of the MC14076B datasheet.

📁 Similar Datasheet

MC14076B - 4-Bit D-Type Register (Motorola)
MC14070B - Quad Exclusive OR and NOR Gates (Motorola)
MC14071B - B-Suffix Series CMOS Gates (Motorola)
MC14072B - B-Suffix Series CMOS Gates (Motorola)
MC14073B - B-Suffix Series CMOS Gates (Motorola)
MC14075B - B-Suffix Series CMOS Gates (Motorola)
MC14077B - Quad Exclusive OR and NOR Gates (Motorola)
MC14078B - B-Suffix Series CMOS Gates (Motorola)
MC1400 - (MC1500 / MC1400) Laser Trimmed Silicon Monolithic Integrated Circuit (Motorola)
MC14000UB - Dual 3-Input NOR Gate Plus Inverter (Motorola)

Other Datasheets by ON Semiconductor

MC14070B - CMOS SSI
MC14071B - CMOS Gates
MC14073B - CMOS Gates
MC14077B - CMOS SSI
MC14001B - CMOS Gates
MC14001UB - UB-Suffix Series CMOS Gates
MC14007UB - Dual Complementary Pair Plus Inverter
MC14008B - 4-Bit Full Adder

Full PDF Text Transcription

Click to expand full text

MC14076B 4-Bit D-Type Register with Three-State Outputs The MC14076B 4−Bit Register consists of four D−type flip−flops operating synchronously from a common clock. OR gated output−disable inputs force the outputs into a high−impedance state for use in bus organized systems. OR gated data−disable inputs cause the Q outputs to be fed back to the D inputs of the flip−flops. Thus they are inhibited from changing state while the clocking process remains undisturbed. An asynchronous master root is provided to clear all four flip−flops simultaneously independent of the clock or disable inputs.

Published: Apr 26, 2005 |