MC14536B - Programmable Timer

Datasheet Summary

Features

24 Flip.
Flop Stages.
Will Count From 20 to 224.
Last 16 Stages Selectable By Four.
Bit Select Code.
8.
Bypass Input Allows Bypassing of First Eight Stages.
Set and Reset Inputs.
Clock Inhibit and Oscillator Inhibit Inputs.
On.
Chip RC Oscillator Provisions.
On.
Chip Monostable Output Provisions.
Clock Conditioning Circuit Permits Operation with Very Long Rise and Fall Times.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	MC14536B
Manufacturer	ON Semiconductor
File Size	145.60 KB
Description	Programmable Timer
Datasheet	MC14536B Datasheet
Additional preview pages of the MC14536B datasheet.

📁 Similar Datasheet

MC14536B - PROGRAMMABLE TIMER (Motorola)
MC14530B - DUAL 5-INPUT MAJORITY LOGIC GATE (Motorola)
MC145310 - Tone/Pulse dialler with flash (Motorola)
MC14531B - 12-Bit Parity Tree (Motorola)
MC14532B - 8-Bit Priority Encoder (Motorola)
MC14534B - 5 CASCADED BCD COUNTERS (Motorola)
MC14538B - Dual Precision Retriggerable/Resettable Monostable Multivibrator (Motorola)
MC14539B - DUAL 4-CHANNEL DATA SELECTOR/MULTIPLEXER (Motorola)
MC145000 - SERIAL INPUT MULTIPLEXED LCD DRIVERS (Motorola)
MC145001 - SERIAL INPUT MULTIPLEXED LCD DRIVERS (Motorola)

Other Datasheets by ON Semiconductor

MC14532B - 8-Bit Priority Encoder
MC14538B - Dual Precision Retiggerable/Resettable Monostable Multivibrator
MC14503B - Hex Non-Inverting 3-State Buffer
MC14504B - Hex Level Shifter
MC14511B - BCD-To-Seven Segment Latch/Decoder/Driver
MC14512B - 8-Channel Data Selector
MC14513B - BCD-To-Seven Segment Latch/Decoder/Driver
MC14514B - 4-Bit Transparent Latch/4-to-16-Line Decoder

Full PDF Text Transcription

Click to expand full text

MC14536B Programmable Timer The MC14536B programmable timer is a 24−stage binary ripple counter with 16 stages selectable by a binary code. Provisions for an on−chip RC oscillator or an external clock are provided. An on−chip monostable circuit incorporating a pulse−type output has been included. By selecting the appropriate counter stage in conjunction with the appropriate input clock frequency, a variety of timing can be achieved.

Published: Oct 13, 2006 |