Datasheet4U Logo Datasheet4U.com

MC74LV594A - 8-Bit Shift Register

Datasheet Summary

Features

  • 2.0 V to 6.0 V VCC Operation.
  • Low Input Current: 1.0 mA.
  • Max tpd of 6.5 ns at 5 V.
  • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C.
  • Typical VOHV (Output VOH Undershoot) > 2.3 V at VCC = 3.3 V, TA = 25°C.
  • Support Mixed.
  • Mode Voltage Operation on All Ports.
  • 8.
  • Bit Serial.
  • In, Parallel.
  • Out Shift Registers With Storage.
  • Independent Direct Overriding Clears on Shift and Storage.

📥 Download Datasheet

Datasheet preview – MC74LV594A

Datasheet Details

Part number MC74LV594A
Manufacturer ON Semiconductor
File Size 269.11 KB
Description 8-Bit Shift Register
Datasheet download datasheet MC74LV594A Datasheet
Additional preview pages of the MC74LV594A datasheet.

📁 Similar Datasheet

  • MC74LVQ00 - LOW-VOLTAGE CMOS QUAD 2-INPUT NAND GATE (Motorola)
  • MC74LVQ02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE (Motorola)
  • MC74LVQ04 - LOW-VOLTAGE CMOS HEX INVERTER (Motorola)
  • MC74LVQ08 - LOW-VOLTAGE CMOS QUAD 2-INPUT AND GATE (Motorola)
  • MC74LVQ125 - LOW-VOLTAGE CMOS QUAD BUFFER (Motorola)
  • MC74LVQ138 - LOW-VOLTAGE CMOS DECODER/DEMULTIPLEXER (Motorola)
  • MC74LVQ240 - LOW-VOLTAGE CMOS OCTAL BUFFER (Motorola)
  • MC74LVQ244 - LOW-VOLTAGE CMOS OCTAL BUFFER (Motorola)
  • MC74LVQ245 - LOW-VOLTAGE CMOS OCTAL TRANSCEIVER (Motorola)
  • MC74LVQ32 - LOW-VOLTAGE CMOS QUAD 2-INPUT OR GATE (Motorola)
Other Datasheets by ON Semiconductor

Full PDF Text Transcription

Click to expand full text
MC74LV594A 8-Bit Shift Register with Output Register The MC74LV594A is an 8−bit shift register designed for 2 V to 6.0 V VCC operation. The device contain an 8−bit serial−in, parallel−out shift register that feeds an 8−bit D−type storage register. Separate clocks (RCLK, SRCLK) and direct overriding clear (RCLR, SRCLR) inputs are provided on the shift and storage registers. A serial output (QH’) is provided for cascading purposes. The shift−register (SRCLK) and storage−register (RCLK) clocks are positive−edge triggered. If the clocks are tied together, the shift register always is one clock pulse ahead of the storage register. Features • 2.0 V to 6.0 V VCC Operation • Low Input Current: 1.0 mA • Max tpd of 6.5 ns at 5 V • Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.
Published: |