MM74HC374 Datasheet PDF - ON Semiconductor 3-STATE Octal D-Type Flip-Flop Specs

MM74HC374 - 3-STATE Octal D-Type Flip-Flop

Datasheet Summary

Description

The MM74HC374 high speed Octal D Type Flip Flops utilize advanced silicon

gate CMOS technology.

TTL loads.

Features

Typical Propagation Delay: 20 ns.
Wide Operating Voltage Range: 2.
6 V.
Low Input Current: 1 mA Maximum.
Low Quiescent Current: 160 mA Maximum.
Compatible with Bus.
oriented Systems.
Output Drive Capability: 15 LS.
TTL Loads.
This is a Pb.
Free Device VCC 8Q 8D 7D 7Q 6Q 6D 5D 5Q CLOCK 20 19 18 17 16 15 14 13 12 11 QD CK QE DQ CK QE QD CK QE DQ CK QE QD CK QE DQ CK QE QD CK QE DQ CK QE 1 2 3.

Datasheet Details

Part number	MM74HC374
Manufacturer	ON Semiconductor
File Size	276.50 KB
Description	3-STATE Octal D-Type Flip-Flop
Datasheet	MM74HC374 Datasheet
Additional preview pages of the MM74HC374 datasheet.

📁 Similar Datasheet

MM74HC374 - 3-STATE Octal D-Type Flip-Flop (Fairchild)

MM74HC374 - Octal Flip-Flop (National Semiconductor)

MM74HC373 - 3-STATE Octal D-Type Latch (Fairchild)

MM74HC32 - Quad 2-Input OR Gate (Fairchild)

MM74HC34 - Non-Inverter (National Semiconductor)

MM74HC365 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)

MM74HC366 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)

MM74HC367 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)

MM74HC368 - Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer Hex TRI-STATE Buffer Inverting Hex TRI-STATE Buffer (National)

MM74HC393 - Dual 4-Bit Binary Counter (Fairchild)

Full PDF Text Transcription

Click to expand full text

3-STATE Octal D-Type Flip-Flop MM74HC374 General Description The MM74HC374 high speed Octal D−Type Flip−Flops utilize advanced silicon−gate CMOS technology. They possess the high noise immunity and low power consumption of standard CMOS integrated circuits, as well as the ability to drive 15 LS−TTL loads. Due to the large output drive capability and the 3−STATE feature, these devices are ideally suited for interfacing with bus lines in a bus organized system. These devices are positive edge triggered flip−flops. Data at the D inputs, meeting the setup and hold time requirements, are transferred to the Q outputs on positive going transitions of the CLOCK (CK) input.

Published: Mar 1, 2025 |