Datasheet4U Logo Datasheet4U.com

N34TS04 - Digital Output Temperature Sensor

Datasheet Summary

Description

The N34TS04 is a combination Temperature Sensor (TS) and 4

of Serial Presence Detect (SPD) EEPROM, which implements the JEDEC TSE2004av DDR4 specification and supports the Standard (100 kHz), Fast (400 kHz) and Fast Plus (1 MHz) I2C protocols.

Features

  • JEDEC TSE2004av Compliant Temperature Sensor.
  • DDR4 DIMM Compliant SPD EEPROM.
  • Temperature Range:.
  • 20°C to +125°C.
  • Supply Range: 1.7 V.
  • 5.5 V (SPD EEPROM) and 2.2 V.
  • 5.5 V (TS).
  • I2C / SMBus Interface.
  • Schmitt Triggers and Noise Suppression Filters on SCL and SDA Inputs.
  • 16.
  • Byte Page Write Buffer.
  • Low Power CMOS Technology.
  • 2 x 3 x 0.75 mm TDFN Package and 2 x 3 x 0.5 mm UDFN Package.

📥 Download Datasheet

Datasheet preview – N34TS04

Datasheet Details

Part number N34TS04
Manufacturer ON Semiconductor
File Size 298.27 KB
Description Digital Output Temperature Sensor
Datasheet download datasheet N34TS04 Datasheet
Additional preview pages of the N34TS04 datasheet.

📁 Similar Datasheet

  • N341256 - CMOS SRAM 256K-Bit (NKK Micro Devices)
  • N343532L-7N - High Speed CMOS SRAM (NKK Micro Devices)
  • N343532L-K - CMOS Low Voltage SRAM (NKK Micro Devices)
  • N343532L-N - CMOS Low Voltage SRAM (NKK Micro Devices)
  • N3480xxxxx - Silicon Power Rectifier Assemblies Plate Heatsink (Microsemi Corporation)
Other Datasheets by ON Semiconductor
  • N34TS108 - Low-Voltage Digital Temperature Sensor
  • N34C04 - 4-Kb Serial SPD EEPROM

Full PDF Text Transcription

Click to expand full text
DATA SHEET www.onsemi.com Digital Output Temperature Sensor with On-board SPD EEPROM N34TS04 Description The N34TS04 is a combination Temperature Sensor (TS) and 4−Kb of Serial Presence Detect (SPD) EEPROM, which implements the JEDEC TSE2004av DDR4 specification and supports the Standard (100 kHz), Fast (400 kHz) and Fast Plus (1 MHz) I2C protocols. The TS measures temperature at least 10 times every second. Temperature readings can be retrieved by the host via the serial interface, and are compared to high, low and critical trigger limits stored into internal registers. Over or under limit conditions can be signaled on the open−drain EVENT pin. One of the two available 2−Kb SPD EEPROM banks (referred to as SPD pages in the TSE2004av specification) is activated for access at power−up.
Published: |