Datasheet4U Logo Datasheet4U.com

NB3W800L - 3.3V 100/133MHz Differential 1:8 HCSLCompatible Push-Pull Clock ZDB/Fanout Buffer

General Description

The NB3W800L is a low power 8

output differential buffer that meets all the performance requirements of the DB800ZL specification.

Key Features

  • 8 Differential Clock Output Pairs @ 0.7 V.
  • Low.
  • power NMOS Push.
  • pull HCSL Compatible Outputs.
  • Cycle.
  • to.
  • cycle Jitter.

📥 Download Datasheet

Datasheet Details

Part number NB3W800L
Manufacturer onsemi
File Size 171.10 KB
Description 3.3V 100/133MHz Differential 1:8 HCSLCompatible Push-Pull Clock ZDB/Fanout Buffer
Datasheet download datasheet NB3W800L Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by onsemi

Part Number Description
NB3W1200L 3.3V 100/133MHz Differential 1:12 HCSL or Push-Pull Clock ZDB/Fanout Buffer
NB3W1900L 3.3V 100/133MHz Differential 1:19 HCSL-Compatible Push-Pull Clock ZDB/Fanout Buffer
NB3F8L3005C 2:1:5 LVCMOS Fanout Buffer
NB3F8L3010C 3.3V / 2.5V / 1.8V / 1.5V 3:1:10 LVCMOS Fanout Buffer
NB3H5150 2.5V / 3.3V Low Noise Multi-Rate Clock Generator
NB3H5150-01 2.5V / 3.3V Low Noise Multi-Rate Clock Generator
NB3H60113G 3.3V / 2.5V Programmable OmniClock Generator
NB3H60113GH3 2.5V Programmable OmniClock Generator
NB3H63143G Programmable Clock Generator
NB3H83905C 1.8V/2.5V/3.3V Crystal Input to 1:6 LVTTL/LVCMOS Clock Fanout Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
NB3W800L 3.3 V 100/133 MHz Differential 1:8 HCSLCompatible Push-Pull Clock ZDB/Fanout Buffer for PCIe) Description The NB3W800L is a low−power 8−output differential buffer that meets all the performance requirements of the DB800ZL specification. The NB3W800L is capable of distributing the reference clocks for Intel® QuickPath Interconnect (Intel QPI), PCIe Gen1/Gen2/Gen3, SAS, SATA, and Intel Scalable Memory Interconnect (Intel SMI) applications. A fixed, internal feedback path maintains low drift for critical QPI applications. Features • 8 Differential Clock Output Pairs @ 0.7 V • Low−power NMOS Push−pull HCSL Compatible Outputs • Cycle−to−cycle Jitter <50 ps • Output−to−output Skew <50 ps • Input−to−output Delay Variation <100 ps • PCIe Gen3 Phase Jitter <1.0 ps RMS • QPI 9.