NB4L339 - 2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan-Out Buffer

onsemi

General Description

The NB4L339 is a multi

Clock multiplexer front end and simultaneously outputs a selection of four different divide ratios from its four divider blocks; ÷1/÷2/÷4/÷8.

One divide block has a choice of ÷1 or ÷ 2.

📥 Download Datasheet

NB4L339 2.5 v / 3.3 v differential 2:1 clock in to differential lvpecl clock generator / divider / fan-out buffer by onsemi - Datasheet Preview

Datasheet Details

Part number	NB4L339
Manufacturer	onsemi
File Size	144.79 KB
Description	2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan-Out Buffer
Datasheet	NB4L339 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
NB4148	Small Signal Fast Switching Bridge	World Internation Limited

Other Datasheets by onsemi

Part Number	Description
NB4L16M	2.5V/3.3V, 5 Gb/s Multi Level Clock/Data Input to CML Driver/Receiver/Buffer/Translator
NB4L52	Differential Data/Clock D Flip-Flop
NB4L6254	Differential LVPECL 2x2 Clock Switch and Low Skew Fanout Buffer
NB4L7210	2.5V/3.3V Differential 2x10 Crosspoint Clock Driver
NB4L858M	Dual Differential Clock/Data 2x2 Crosspoint Switch

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

NB4L339 2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan-Out Buffer Multi−Level Inputs w/ Internal Termination Description The NB4L339 is a multi−function Clock generator featuring a 2:1 Clock multiplexer front end and simultaneously outputs a selection of four different divide ratios from its four divider blocks; ÷1/÷2/÷4/÷8. One divide block has a choice of ÷1 or ÷ 2. The output of each divider block is fanned−out to two identical differential LVPECL copies of the selected clock. All outputs provide standard LVPECL voltage levels when externally terminated with a 50−ohm resistor to VCC − 2 V. The differential Clock inputs incorporate internal 50−W termination resistors and will accept LVPECL, CML or LVDS logic levels.