The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
NB7L1008
2.5V / 3.3V 1:8 LVPECL Fanout Buffer
Multi−Level Inputs w/ Internal Termination
Description The NB7L1008 is a high performance differential 1:8 Clock/Data
fanout buffer. The NB7L1008 produces eight identical output copies of Clock or Data operating up to 7 GHz or 12 Gb/s, respectively. As such, the NB7L1008 is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock/Data distribution applications. The differential inputs incorporate internal 50 W termination resistors that are accessed through the VT pin. This feature allows the NB7L1008 to accept various logic standards, such as LVPECL, CML, LVDS logic levels. The VREFAC reference output can be used to rebias capacitor−coupled differential or single−ended input signals.