NB7VQ58M - 1.8V / 2.5V / 3.3V Differential 2:1 Clock/Data Multiplexer / Translator

Description

1 http://onsemi.com MARKING DIAGRAM 16 The NB7VQ58M is a high performance differential 2 to

1 Clock or Data multiplexer with a selectable Equalizer receiver.

Features

1 QFN.
16 MN SUFFIX CASE 485G A L Y W G NB7V Q58M ALYW G G = Assembly Location = Wafer Lot = Year = Work Week = Pb.
Free Package (Note: Microdot may be in either location).
For additional marking information, refer to.

ON Semiconductor

📥 Download Datasheet

Datasheet Details

Part number	NB7VQ58M
Manufacturer	ON Semiconductor
File Size	1.28 MB
Description	1.8V / 2.5V / 3.3V Differential 2:1 Clock/Data Multiplexer / Translator
Datasheet	NB7VQ58M Datasheet
Additional preview pages of the NB7VQ58M datasheet.

📁 Similar Datasheet

NB7200GM - 2-cell Li-ion Battery Protection (Nisshinbo)
NB7232 - Fully compatible with earlier (ETC)

Other Datasheets by ON Semiconductor

NB7VQ572M - 1.8V / 2.5V /3.3V Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator
NB7VQ1006M - 1.8V / 2.5V 10Gbps Equalizer Receiver
NB7VQ14M - a high performance differential 1:4 CML fanout buffer
NB7V32M - Clock Divider
NB7V33M - 1.8V / 2.5V 10GHz Div By 4 Clock Divider
NB7V52M - 1.8V / 2.5V Differential D Flip-Flop
NB7V585M - Differential1-to-6 CML clock/data distribution
NB7V586M - 1.8V Differential 2:1 Mux Input to 1.2V/1.8V 1:6 CML Clock/Data Fanout Buffer / Translator

Full PDF Text Transcription

Click to expand full text

NB7VQ58M 1.8V / 2.5V / 3.3V Differential 2:1 Clock/Data Multiplexer / Translator with CML Outputs w/ Selectable Input Equalizer Multi−Level Inputs w/ Internal Termination Description 1 http://onsemi.com MARKING DIAGRAM* 16 The NB7VQ58M is a high performance differential 2−to−1 Clock or Data multiplexer with a selectable Equalizer receiver. When placed in series with a Clock /Data path operating up to 7 GHz or 10.7 Gb/s, respectively, the NB7VQ58M inputs will compensate the degraded signal transmitted across an FR4 PCB backplane or cable interconnect. Therefore, the serial data rate is increased by reducing Inter −Symbol Interference (ISI) caused by losses in copper interconnect or long cables.

Published: Feb 11, 2010 |