Datasheet4U Logo Datasheet4U.com

NCP6132A - Dual Output 3-Phase & 2-Phase Controller

Datasheet Summary

Description

Pin No.

Power for the internal control circuits.

A decoupling capacitor is connected from this pin to ground.

Features

  • Meets Intel’s VR12/IMVP7 Specifications.
  • Three Phase CPU Voltage Regulator, and Two Phase Auxiliary Voltage Regulator, with Three Internal MOSFET Drivers in Total.
  • Current Mode Dual Edge Modulation for Fastest Initial Response to 1 1 60 QFN60 CASE 485BB NCP6132x.

📥 Download Datasheet

Datasheet preview – NCP6132A

Datasheet Details

Part number NCP6132A
Manufacturer ON Semiconductor
File Size 263.98 KB
Description Dual Output 3-Phase & 2-Phase Controller
Datasheet download datasheet NCP6132A Datasheet
Additional preview pages of the NCP6132A datasheet.

📁 Similar Datasheet

Other Datasheets by ON Semiconductor
  • NCP6132 - Dual Output 3 Phase & 2 Phase Controller
  • NCP6132B - Dual Output 3-Phase & 2-Phase Controller
  • NCP6133 - Dual Output 1/2/3 Phase +1/0 Phase Controller
  • NCP612 - CMOS Low Iq Voltage Regulator
  • NCP6121 - Dual Output 3 Phase +1/0 Phase Controller
  • NCP6151 - Dual Output 4 Phase +1/0 Phase Controller
  • NCP6151A - Dual Output 4 Phase +1/0 Phase Controller
  • NCP6153 - Dual Output 3/4 Phase +1/0 Phase Controller

Full PDF Text Transcription

Click to expand full text
NCP6132A, NCP6132B Dual Output 3 Phase & 2 Phase Controller with Single SVID Interface for Desktop and Notebook CPU Applications http://onsemi.com The NCP6132A/NCP6132B dual output three plus two phase buck solution is optimized for Intel IMVP−7 and VR12 compatible CPUs. MARKING DIAGRAM The controller combines true differential voltage sensing, differential inductor DCR current sensing, input voltage feed−forward, and adaptive voltage positioning to provide accurately regulated power for both Desktop and Notebook applications. The control system is based on Dual−Edge pulse−width modulation (PWM) combined with DCR current sensing providing the fastest initial response to dynamic load events and reduced system cost.
Published: |